Virtual-address caches. Part 2: Multiprocessor issues

IEEE Micro

Volumn 17, Issue 6, 1997, Pages 69-74

  Cekleov, Michel ^a   Dubois, Michel ^b  

^a SUN MICROSYSTEMS   (United States)

^b UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL STORAGE; MICROPROCESSOR CHIPS; MULTIPROCESSING SYSTEMS; SEMICONDUCTOR STORAGE; VIRTUAL STORAGE;

CACHE MEMORY; DYNAMIC RANDOM ACCESS MEMORY; VIRTUAL-ADDRESS CACHES;

RANDOM ACCESS STORAGE;

EID: 0031274147     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/40.641599     Document Type: Article

References (33)

1. A.J. Smith, "Cache Memories," ACM Computing Surveys, Vol. 14, 1982, pp. 473-540.
2. M. Tomasevic and V. Milutinovic, "Hardware Approaches to Cache Coherence in Shared-Memory Multiprocessors, Part 1," IEEE Micro, Oct. 1994, pp. 52-59.
3. E.G. Coffman and P.J. Denning, Operating Systems Theory, Prentice-Hall Inc., Englewood Cliffs, N.J., 1973.
4. B. Cantanzaro, Multiprocessor System Architectures, Prentice-Hall, Englewood Cliffs, N.J., 1994.
5. A. Chang and M.F. Mergen, "801 Storage: Architecture and Programming," ACM Trans. Computer Systems, Vol. 6, No. 1, Feb. 1988, pp. 28-50.
6. O. Babaoglu and W. Joy, "Converting a Swap-Based System to Do Paging in an Architecture Lacking Page-Reference Bits," ACM Operating System Review, Vol. 15, No. 5, Dec. 1981, pp. 78-86.
7. B. Furht and V. Milutinovic, "A Survey of Microprocessor Architectures for Memory Management," Computer, Mar. 1987, pp. 48-67.
8. N.P. Jouppi and D.W. Wall, "Available Instruction-Level Parallelism for Superscalar and Superpipelined Machines," Proc. Third Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS), Assoc. of Computing Machinery, N.Y., Apr. 1989, pp. 272-282.
9. G. Taylor, P. Davies, and M. Farmwald, "The TLB Slice-A Low-Cost High-Speed Address Translation Mechanism," Proc. 17th Ann. Symp. Computer Architecture, IEEE Computer Society Press, Los Alamitos, Calif., May 1990, pp. 355-363.
10. J. Kim et al., "U-Cache: A Cost-Effective Solution to the Synonym Problem," Proc. First IEEE Conf. High-Performance Computing, IEEE CS Press, Jan. 1995, pp. 243-252.
11. T. Chiueh and R. Katz, "Beating the Address Translation Bottleneck," Proc. Fifth Conf. Architectural Support for Programming Languages and Operating Systems, ACM, Oct. 1992, pp. 137-148.
12. W.L. Lynch, The Interaction of Virtual Memory and Cache Memory, Tech. Report CSL-TR-93-587, Computer Sci. Laboratory, Stanford Univ., Stanford, Calif., 1993.
13. K. Diefendorff, R. Oehler, and R. Hochsprung, "Evolution of the PowerPC Architecture," IEEE Micro, Apr. 1994, pp. 34-49.
14. J.S. Chase et al., "Sharing and Protection in a Single-Address-Space Operating System," ACM Trans. Computer Systems, ACM, Nov. 1994, pp. 271-307.
15. L. Kohn and N. Margulis, "Introducing the Intel i860 64-Bit Microprocessor," IEEE Micro, Aug. 1989, pp. 15-30.
16. R. Cheng, "Virtual Address Cache in Unix," Proc. 1987 Summer USENIX Conf., Usenix Assoc., Berkeley, Calif., 1987, pp. 217-224.
17. R.H. Katz et al., "Implementinga Cache Consistency Protocol," Proc 12th Ann. Int'l Symp. Computer Architecture, June 1985, pp. 158-166.
18. W.-H. Wang, J.-L. Baer, and H.M. Levy, "Organization and Performance of a Two-Level Virtual Cache Hierarchy," Proc. 16th Ann. Symp. Computer Architecture, May 1989, pp. 140-148.
19. J.-L. Baer and W.-H. Wang, "On the Inclusion Property for Multi-Level Cache Hierarchies," Proc. 15th Ann. Int'l Symp. Computer Architecture, 1988, pp.73-80.
20. J. Heinrich, MIPS 4000 User's Manual, Prentice-Hall, 1993.
21. C. Chao, M. Mackey, and B. Searcs, "Mach on a Virtually Addressed Cache Architecture," Proc First Mach USENIX Workshop, Usenix Assoc., Oct. 1991, pp. 31-51.
22. B. Wheeler and B.N. Bershad, "Consistency Management for Virtually Indexed Caches," Proc. Fifth Conf. Architectural Support for Programming Languages and Operating Systems, ACM, Oct. 1992, pp. 137-148.
23. R. Cheng, "Virtual Address Cache in Unix," Proc 1987 Summer USENIX Conf., Usenix Assoc., 1987, pp. 217-224.
24. D. Black et al., "Translation Lookaside Buffer Consistency: A Software Approach," Proc. Third Conf. Architectural Support for Programming Languages and Operating Systems, 1989, pp. 113-112.
25. P.J. Teller, "Translation-Lookaside Buffer Consistency," Computer, June 1990, pp. 26-36.
26. M. Thompson et al., "Translation Lookaside Buffer Synchronization in a Multiprocessor System," Proc. Winter 1988 USENIX Tech. Conf., Usenix Assoc., 1988, pp. 297-302.
27. M. Hill et al., "Design Decisions in SPUR," Computer, Nov. 1986, pp. 8-22.
28. J.R. Goodman, "Coherency for Multiprocessor Virtual Address Caches," Proc. Second Int'l Conf. Architectural Support for Programming Languages and Operating Systems, ACM, 1987.
29. M. Cekleov et al., Virtual-Address Caches, Tech. Report CENG 90-18, Univ. of Southern California, Los Angeles, Calif., 1990.
30. M. Cekleov, M. Dubois, and E. Kelly, Apparatusfor Maintaining Consistency in a Multiprocessor System Using Virtual Caching, US Letter Patent #5,361,340, Jan. 1994.
31. H.M. Levy and P.M. Lipman, "Virtual Memory Management in the VAX/VMS Operating System," Computer, Mar. 1982, pp. 35-41.
32. C.E. Wu, Y. Hsu, and Y.-H. Liu, "A Quantitative Evaluation of Cache Types for High-Performance Computer Systems," IEEE Trans. Computers, Vol. 42, No. 10, Oct. 1993, pp. 1154-1162.
33. S.H. Tucker, "The IBM 3090 System: An Overview," IBM Systems J., Vol. 25, No. 1, pp. 4-17, 19.