A first-order mechanistic model for architectural vulnerability factor

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2012, Pages 273-284

  Nair, Arun Arvind ^a   Eyerman, Stijn ^b   Eeckhout, Lieven ^b   John, Lizy Kurian ^a  

^a UNIVERSITY OF TEXAS AT AUSTIN   (United States)

^b GHENT UNIVERSITY   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURAL VULNERABILITY FACTOR; DESIGN CRITERION; DESIGN SPACE EXPLORATION; FIRST-ORDER; FUNCTIONAL UNITS; HARDWARE STRUCTURES; ISSUE QUEUE; MEAN ABSOLUTE ERROR; MECHANISTIC MODELS; MICRO ARCHITECTURES; MICROARCHITECTURAL SIMULATION; MODEL ESTIMATES; MODERN MICROPROCESSOR; OUT-OF-ORDER PROCESSORS; RADIATION-INDUCED; RE-ORDER BUFFERS; SOFT ERROR; SOFT ERROR RATE;

ESTIMATION; PROGRAM PROCESSORS;

COMPUTER ARCHITECTURE;

EID: 84864831082     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2012.6237024     Document Type: Conference Paper

References (21)

1. R. Baumann, "Radiation-induced soft errors in advanced semiconductor technologies," IEEE Transactions on Device and Materials Reliability, vol. 5, pp. 305-316, Sept. 2005.
2. S. S. Mukherjee, C. Weaver, J. Emer, S. K. Reinhardt, and T. Austin, "A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor," in Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, pp. 29-40, Dec. 2003.
3. S. Borkar, "Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation," IEEE Micro, vol. 25, pp. 10-16, nov.-dec. 2005.
4. P. Shivakumar, M. Kistler, S. Keckler, D. Burger, and L. Alvisi, "Modeling the effect of technology trends on the soft error rate of combinational logic," in Proceedings of the International Conference on Dependable Systems and Networks, pp. 389-398, 2002.
5. N. J. Wang, J. Quek, T. M. Rafacz, and S. J. Patel, "Characterizing the Effects of Transient Faults on a High-Performance Processor Pipeline," in Proceedings of the 2004 International Conference on Dependable Systems and Networks, pp. 61-70, June-July 2004.
6. X. Li, S. Adve, P. Bose, and J. Rivers, "SoftArch: An Architecture Level Tool for Modeling and Analyzing Soft Errors," in Proceedings of the 2005 International Conference on Dependable Systems and Networks, pp. 496-505, June-July 2005.
7. X. Fu, J. Poe, T. Li, and J. Fortes, "Characterizing Microarchitecture Soft Error Vulnerability Phase Behavior," in 14th IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, pp. 147 - 155, September 2006.
8. L. Duan, B. Li, and L. Peng, "Versatile prediction and fast estimation of Architectural Vulnerability Factor from processor performance metrics," in IEEE 15th International Symposium on High Performance Computer Architecture, pp. 129-140, February 2009.
9. C.-B. Cho, W. Zhang, and T. Li, "Informed microarchitecture design space exploration using workload dynamics," in 40th Annual IEEE/ACM International Symposium on Microarchitecture, pp. 274 -285, December 2007.
10. K. R.Walcott, G. Humphreys, and S. Gurumurthi, "Dynamic prediction of architectural vulnerability from microarchitectural state," in Proceedings of the 34th Annual International Symposium on Computer Architecture, pp. 516-527, June 2007.
11. S. Eyerman, L. Eeckhout, T. Karkhanis, and J. E. Smith, "A mechanistic performance model for superscalar out-of-order processors," ACM Transactions on Computer Systems, vol. 27, pp. 3:1-3:37, May 2009.
12. T. Karkhanis and J. Smith, "A first-order superscalar processor model," in Proceedings of the 31st Annual International Symposium on Computer Architecture, 2004, pp. 338-349, June 2004.
13. P. Michaud, A. Seznec, and S. Jourdan, "Exploring Instruction-Fetch Bandwidth Requirement in Wide-Issue Superscalar Processors," in Proceedings of the 1999 International Conference on Parallel Architectures and Compilation Techniques, pp. 2-10, Oct. 1999.
14. T. S. Karkhanis and J. E. Smith, "Automated design of application specific superscalar processors: an analytical approach," in Proceedings of the 34th annual International Symposium on Computer Architecture, pp. 402-411, June 2007.
15. D. Burger and T. M. Austin, "The simplescalar tool set, version 2.0,"SIGARCH Computer Architecture News, vol. 25, pp. 13-25, June1997.
16. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder, "Automatically characterizing large scale program behavior," in Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 45-57, Oct. 2002.
17. M. Gomaa and T. Vijaykumar, "Opportunistic transient-fault detection," in Proceedings of 32nd International Symposium on Computer Architecture, pp. 172-183, June 2005.
18. S. K. Reinhardt and S. S. Mukherjee, "Transient fault detection via simultaneous multithreading," in Proceedings of the 27th annual international symposium on Computer architecture, pp. 25-36, May 2000.
19. V. Sridharan, D. Kaeli, and A. Biswas, "Reliability in the Shadow of Long-Stall Instructions," in Third workshop on System Effects of Logic Soft Errors, http://www.selse.org, May 2007.
20. V. Sridharan and D. Kaeli, "Eliminating microarchitectural dependency from Architectural Vulnerability," in IEEE 15th International Symposium on High Performance Computer Architecture, pp. 117- 128, February 2009.
21. V. Sridharan and D. R. Kaeli, "Using hardware vulnerability factors to enhance AVF analysis," in Proceedings of the 37th annual International Symposium on Computer Architecture, pp. 461-472, June 2010.