-
1
-
-
57649106258
-
Larrabee: A Many-Core x86 Architecture for Visual Computing
-
Larry Seiler, Doug Carmean, et al. "Larrabee: A Many-Core x86 Architecture for Visual Computing", SIGGRAPH 2008.
-
SIGGRAPH 2008
-
-
Seiler, L.1
Carmean, D.2
-
2
-
-
34548334096
-
Performance of Multithreaded Chip Multiprocessors and Implications for Operating System Design
-
Alexandra Fedorova, et al. "Performance Of Multithreaded Chip Multiprocessors And Implications For Operating System Design."USENIX 2005 Annual Technical Conference.
-
USENIX 2005 Annual Technical Conference
-
-
Fedorova, A.1
-
5
-
-
77952248898
-
Addressing Shared Resource Contention in Multicore Processors via Scheduling
-
Sergey Zhuravlev, Sergey Blagodurov, Alexandra Fedorova. "Addressing Shared Resource Contention in Multicore Processors via Scheduling". ASPLOS 2010.
-
ASPLOS 2010
-
-
Zhuravlev, S.1
Blagodurov, S.2
Fedorova, A.3
-
6
-
-
57749176037
-
Managing Shared L2 Caches on Multicore Systems in Software
-
D. Tam, R. Azimi, L. Soares, M. Stumm. "Managing Shared L2 Caches on Multicore Systems in Software," Workshop on the Interaction between Operating Systems and Computer Architecture (WIOSCA), Jun 2007, pp. 27-33.
-
Workshop on the Interaction between Operating Systems and Computer Architecture (WIOSCA), Jun 2007
, pp. 27-33
-
-
Tam, D.1
Azimi, R.2
Soares, L.3
Stumm, M.4
-
7
-
-
66749168716
-
-
L. Soares, D. Tam, M. Stumm, Int'l Symp. "Reducing the Harmful Effects of Last-Level Cache Polluters with an OS-Level, Software-Only Pollute Buffer," on Microarchitecture (MICRO), Nov 2008.
-
Int'l Symp. "Reducing the Harmful Effects of Last-Level Cache Polluters with An OS-Level, Software-Only Pollute Buffer," on Microarchitecture (MICRO), Nov 2008
-
-
Soares, L.1
Tam, D.2
Stumm, M.3
-
9
-
-
0027541973
-
Using Processor-Cache Affinity Information in Shared-Memory Multiprocessor Scheduling
-
February
-
Mark S. Squillante, and Edward D. Lazowska. "Using Processor-Cache Affinity Information in Shared-Memory Multiprocessor Scheduling," IEEE Transactions on Parallel and Distributed Systems. Vol. 4. No. 2. February 1993.
-
(1993)
IEEE Transactions on Parallel and Distributed Systems
, vol.4
, Issue.2
-
-
Squillante, M.S.1
Lazowska, E.D.2
-
12
-
-
32844471317
-
A NUCA Substrate for Flexible CMP Cache Sharing
-
Huh, Kim, Shafi, Zhang, Burger, and Keckler. "A NUCA Substrate for Flexible CMP Cache Sharing," ICS 2005.
-
ICS 2005
-
-
Huh1
Kim2
Shafi3
Zhang4
Burger5
Keckler6
-
13
-
-
84883857149
-
Victim Replication: Maximizing Capacity while Hiding Wire Delay in Tiled Chip Multiprocessors
-
Zhang, Asanovic, "Victim Replication: Maximizing Capacity while Hiding Wire Delay in Tiled Chip Multiprocessors", ISCA 2005.
-
ISCA 2005
-
-
Zhang, A.1
-
14
-
-
27544498313
-
Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors
-
Evan Speight, Hazim Shafi, Lixin Zhang, and Ram Rajamony. "Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors," ISCA 2005.
-
ISCA 2005
-
-
Speight, E.1
Shafi, H.2
Zhang, L.3
Rajamony, R.4
-
15
-
-
27544455733
-
RegionScout: Exploiting Coarse Grain Sharing in Snoop-Based Coherence
-
Andreas Moshovos, "RegionScout: Exploiting Coarse Grain Sharing in Snoop-Based Coherence," ISCA 2005.
-
ISCA 2005
-
-
Moshovos, A.1
-
16
-
-
40349095122
-
Managing distributed, shared L2 caches through OS-level page allocation
-
S. Cho and L. Jin, "Managing distributed, shared L2 caches through OS-level page allocation," in Micro, 2006.
-
(2006)
Micro
-
-
Cho, S.1
Jin, L.2
-
18
-
-
21244474546
-
Predicting inter-thread cache contention on a chip multi-processor architecture
-
D. Chandra, F. Guo, S. Kim, and Y. Solihin. "Predicting inter-thread cache contention on a chip multi-processor architecture," in HPCA, 2005.
-
(2005)
HPCA
-
-
Chandra, D.1
Guo, F.2
Kim, S.3
Solihin, Y.4
-
19
-
-
79955912200
-
An analytical model for cache replacement policy performance
-
F. Guo and Y. Solihin. "An analytical model for cache replacement policy performance," in SIG METRICS, 2006.
-
(2006)
SIG METRICS
-
-
Guo, F.1
Solihin, Y.2
-
20
-
-
8344246922
-
CQoS: A framework for enabling QoS in shared caches of CMP platforms
-
R. Iyer, "CQoS: a framework for enabling QoS in shared caches of CMP platforms," in ICS, 2004.
-
(2004)
ICS
-
-
Iyer, R.1
-
21
-
-
47849112069
-
From chaos to QoS: Case studies in CMP resource management
-
H. Kannan, F. Guo, L. Zhao, R. Illikkal, R. Iyer, D. Newell, Y. Solihin and C. Kozyrakis, "From chaos to QoS: Case studies in CMP resource management," in dasCMP, 2006.
-
(2006)
DasCMP
-
-
Kannan, H.1
Guo, F.2
Zhao, L.3
Illikkal, R.4
Iyer, R.5
Newell, D.6
Solihin, Y.7
Kozyrakis, C.8
-
22
-
-
10444238444
-
Fair cache sharing and partitioning in a chip multiprocessor architecture
-
S. Kim, D. Chandra, and Y. Solihin, "Fair cache sharing and partitioning in a chip multiprocessor architecture," in PACT, 2004.
-
(2004)
PACT
-
-
Kim, S.1
Chandra, D.2
Solihin, Y.3
-
23
-
-
34548042910
-
Utility-based cache partitioning: A lowoverhead, high-performance, runtime mechanism to partition shared caches
-
M. Qureshi and Y. Patt. "Utility-based cache partitioning: A lowoverhead, high-performance, runtime mechanism to partition shared caches," in Micro, 2006.
-
(2006)
Micro
-
-
Qureshi, M.1
Patt, Y.2
-
25
-
-
77952336674
-
Supporting Soft Real-Time Tasks in the Xen Hypervisor
-
Min Lee, A. S. Krishnakumar, P. Krishnan, Navjot Singh, Shalini Yajnik. "Supporting Soft Real-Time Tasks in the Xen Hypervisor,"VEE 2010, Pittsburgh, PA, March 17-19, 2010.
-
VEE 2010, Pittsburgh, PA, March 17-19, 2010
-
-
Lee, M.1
Krishnakumar, A.S.2
Krishnan, P.3
Singh, N.4
Yajnik, S.5
-
29
-
-
84862003238
-
Attaining System Performance Points: Revisiting the End-to-End Argument in System Design for Heterogeneous Many-core Systems
-
January
-
Vishakha Gupta, Rob Knauerhase, Karsten Schwan, "Attaining System Performance Points: Revisiting the End-to-End Argument in System Design for Heterogeneous Many-core Systems" Sigops Operating Systems Review, January 2011.
-
(2011)
Sigops Operating Systems Review
-
-
Gupta, V.1
Knauerhase, R.2
Schwan, K.3
-
30
-
-
84863391537
-
-
X10 Programming Language, http://x10.codehaus.org/
-
-
-
-
32
-
-
84863391545
-
Shared Memory via Execution Migration
-
M. Lis, K. S. Shim, O. Khan, and S. Devadas. "Shared Memory via Execution Migration", ASPLOS Ideas and Perspectives Session, March 2011.
-
ASPLOS Ideas and Perspectives Session, March 2011
-
-
Lis, M.1
Shim, K.S.2
Khan, O.3
Devadas, S.4
-
33
-
-
84863391535
-
System-level Optimizations for Memory Access in the Execution Migration Machine (EM2)
-
K. S. Shim, M. H. Cho, M. Lis, O. Khan, and S. Devadas, "System-level Optimizations for Memory Access in the Execution Migration Machine (EM2)," Second Workshop on Computer Architecture and Operating System co-design (CAOS), January 2011.
-
Second Workshop on Computer Architecture and Operating System Co-design (CAOS), January 2011
-
-
Shim, K.S.1
Cho, M.H.2
Lis, M.3
Khan, O.4
Devadas, S.5
-
34
-
-
79960334384
-
Deadlock-Free Fine-Grained Thread Migration
-
M. H. Cho, K. S. Shim, M. Lis, O. Khan, and S. Devadas, "Deadlock-Free Fine-Grained Thread Migration," Proceedings of the 5th Network-on-Chip Symposium (NOCS), May 2011.
-
Proceedings of the 5th Network-on-Chip Symposium (NOCS), May 2011
-
-
Cho, M.H.1
Shim, K.S.2
Lis, M.3
Khan, O.4
Devadas, S.5
-
35
-
-
70449650353
-
DataStager: Scalable Data Staging Services for Petascale Applications
-
Hasan Abbasi, Matthew Wolf, Greg Eisenhauer, Scott Klasky, Karsten Schwan, Fang Zheng, "DataStager: Scalable Data Staging Services for Petascale Applications," Proceedings of HPDC 2009.
-
Proceedings of HPDC 2009
-
-
Abbasi, H.1
Wolf, M.2
Eisenhauer, G.3
Klasky, S.4
Schwan, K.5
Zheng, F.6
-
36
-
-
0025413768
-
Region Scheduling: An Approach for Detecting and Redistributing Parallelism
-
April
-
Gupta and Soffa. "Region Scheduling: An Approach for Detecting and Redistributing Parallelism" IEEE Transactions on Software Engineering Volume 16 Issue 4, April 1990.
-
(1990)
IEEE Transactions on Software Engineering
, vol.16
, Issue.4
-
-
Gupta1
Soffa2
|