Magnetic tunnel junction-based spintronic logic units operated by spin transfer torque

IEEE Transactions on Nanotechnology

Volumn 11, Issue 1, 2012, Pages 120-126

  Yao, Xiaofeng ^a   Harms, Jonathan ^b   Lyle, Andrew ^b   Ebrahimi, Farbod ^b   Zhang, Yisong ^b   Wang, Jian Ping ^b  

^a WESTERN DIGITAL CORPORATION   (United States)

^b UNIVERSITY OF MINNESOTA   (United States)

Author keywords

Magnetic tunnel junction; nonvolatile logic; spin transfer torque (STT); spintronic logic device

Indexed keywords

ARITHMETIC LOGIC UNIT; BASIC LOGIC; BUILDING BLOCKES; DEVICE-SCALING; DEVICES AND SYSTEMS; DIRECT COMMUNICATIONS; LOGIC CELLS; LOGIC FUNCTIONS; LOGIC UNIT; MAGNETIC TUNNEL JUNCTION; MAGNETIC TUNNELING JUNCTIONS; MAGNETIC TUNNELS; NEW DESIGN; NON-VOLATILE; PROGRAMMABLE LOGIC DEVICE; RE-CONFIGURABLE; SPIN TRANSFER TORQUE; SPINTRONIC CIRCUITS; SPINTRONIC LOGIC CIRCUITS; SWITCHING MECHANISM;

COMMUNICATION; LOGIC DESIGN; LOGIC DEVICES; MAGNETIC DEVICES; MAGNETOELECTRONICS; TUNNEL JUNCTIONS;

LOGIC CIRCUITS;

EID: 84862907817     PISSN: 1536125X     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNANO.2011.2158848     Document Type: Article

References (47)

1. G. Moore, "No exponential is forever: But "Forever" can be delayed!," in Proc. Int. Solid-State Circuits Conf., vol. 1, 2003, pp. 20-23.
2. I. Amlani, A. O. Orlov, G. Toth, G. H. Bernstein, C. S. Lent, and G. L. Snider, "Digital logic gate using quantum-dot cellular automata," Science, vol. 284, pp. 289-291, 1999. (Pubitemid 129702133)
3. A. Imre, G. Csaba, L. Ji, A. Orlov, G. H. Bernstein, and W. Porod, "Majority logic gate for magnetic quantum-dot cellular automata," Science, vol. 311, pp. 205-208, 2006. (Pubitemid 43108181)
4. M. C. B. Parish and M. Forshaw, "Physical constraints on magnetic quantum cellular automata," Appl. Phys. Lett., vol. 83, pp. 2046-2048, 2003.
5. R. P. Cowburn andM. E.Welland, "Room temperature magnetic quantum cellular automata," Science, vol. 287, pp. 1466-1468, 2000. (Pubitemid 30127135)
6. D. A. Allwood, G. Xiong, M. D. Cooke, C. C. Faulkner, D. Atkinson, N. Vernier, and R. P. Cowburn, "Submicrometer ferromagnetic NOT gate and shift register," Science, vol. 296, pp. 2003-2006, 2002. (Pubitemid 34627517)
7. D. A. Allwood, G. Xiong, C. C. Faulkner, D. Atkinson, D. Petit, and R. P. Cowburn, "Magnetic domain-wall logic," Science, vol. 309, pp. 1688-1692, 2005. (Pubitemid 41285930)
8. D.Atkinson, C. C. Faulkner, D. A. Allwood, andR. P.Cowburn, "Domainwall dynamics in magnetic logic devices," in Spin Dynamics in Confined Magnetic Structures III. vol. 101, Berlin, Germany: Springer-Verlag, 2006, pp. 207-223. (Pubitemid 44713246)
9. A. Ney, C. Pampuch, R. Koch, and K. H. Ploog, "Programmable computing with a single magnetoresistive element," Nature, vol. 425, pp. 485-487, 2003. (Pubitemid 37237038)
10. C. Y. You and S. D. Bader, "Voltage controlled spintronic devices for logic applications," J. Appl. Phys., vol. 87, pp. 5215-5217, 2000.
11. W. C. Black and B. Das, "Programmable logic using giantmagnetoresistance and spin-dependent tunneling devices," J. Appl. Phys., vol. 87, pp. 6674-6679, 2000.
12. A. Ney and J. S. Harris, "Reconfigurable magnetologic computing using the spin flop switching of a magnetic random access memory cell," Appl. Phys. Lett., vol. 86, pp. 013502-1-013502-3, 2005.
13. R. Richter, L. Bar, J. Wecker, and G. Reiss, "Nonvolatile field programmable spinlogic for reconfigurable computing," Appl. Phys. Lett., vol. 80, pp. 1291-1293, 2002.
14. J. G. Wang, H. Meng, and J.-P. Wang, "Programmable spintronics logic device based on a magnetic tunnel junction element," J. Appl. Phys., vol. 97, pp. 10D509-1-10D509-3, 2005.
15. H. Meng, J. G. Wang, and J.-P. Wang, "A spintronics full adder for magnetic CPU," IEEE Electron Dev. Lett., vol. 26, no. 6, pp. 360-362, Jun. 2005. (Pubitemid 40843788)
16. J.-P. Wang and X. F. Yao, "Programmable spintronic logic devices for reconfigurable computation and beyond-history and outlook," J. Nanoelectr. Optoelectr., vol. 3, pp. 12-23, 2008.
17. S. Patil, X. F. Yao, H. Meng, J.-P. Wang, and D. Lilja, "Design of a spintronic arithmetic and logic unit using magnetic tunnel junctions," Proc. ACM Int. Conf. Comput. Front., sec. 5, vol. 98, pp. 171-178, 2008.
18. S. Lee, S. Choa, S. Lee, and H. Shin, "Magneto-logic device based on a single-layer magnetic tunnel junction," IEEE Trans. Electron Dev., vol. 54, pp. 2040-2044, 2007. (Pubitemid 47249836)
19. S. Ikeda, J. Hayakawa, Y. M. Lee, F. Matsukura, Y. Ohno, T. Hanyu, and H. Ohno, "Magnetic tunnel junctions for spintronic memories and beyond," IEEE Trans. Electr. Dev., vol. 54, no. 5, pp. 991-1002, May 2007. (Pubitemid 46691554)
20. S. Lee, N. Kim, H. Yang, G. Lee, S. Lee, and H. Shin, "The 3-bit gray counter based on magnetic-tunnel-junction elements," IEEE Trans. Magn., vol. 43, no. 6, pp. 2677-2679, Jun. 2007. (Pubitemid 46793779)
21. J. C. Slonczewski, "Current-driven excitation of magnetic multilayers," J. Magn. Magn. Mater., vol. 159, pp. L1-L7, 1996. (Pubitemid 126356952)
22. L. Berger, "Emission of spin waves by a magnetic multilayer traversed by a current," Phys. Rev. B, vol. 54, pp. 9353-9358, 1996.
23. X. F. Yao, Y. S. Zhang, H. Meng, and J.-P. Wang, "Magnetic- tunneljunction-based programmable logic devices by spin transfer torque switching, FC-03," presented at the IEEE Int. Magnetic Conf., 2008.
24. J. Harms, F. Ebrahimi, X. F. Yao, and J.-P. Wang, "SPICE model of spintorque-transfer operated magnetic tunnel junctions," IEEE Trans. Electr. Dev., vol. 57, no. 6, pp. 1425-1430, Jun. 2010.
25. A. Lyle, J. Harms, S. Patil, X. F. Yao, D. J. Lilja, and J.-P Wang, "Direct communication between magnetic tunnel junctions for nonvolatile logic fan-out architecture," Appl. Phys. Lett., vol. 97, pp. 152504-1-152504-3, 2010.
26. S. Matsunaga, J. Hayakawa, S. Ikeda, K. Miura, H. Hasegawa, T. Endoh, H. Ohno, and T. Hanyu, "Fabrication of a nonvolatile full adder based on logic-in-memory architecture using magnetic tunnel junctions," Appl. Phys. Exp., vol. 1, p. 091301, 2008.
27. M. Hayashi, L. Thomas, C. Rettner, R. Moriya, X. Jiang, and S. S. P. Parkin, "Dependence of current and field driven depinning of domain walls on their structure and chirality in permalloy nanowires," Phys. Rev. Lett., vol. 97, pp. 207205-1-207205-4, 2006.
28. D. Morecroft, I. A. Colin, F. J. Castano, J. A. C. Bland, and C. A. Ross, "Current-induced magnetization reversal in NiFe/Cu/Co/Au notched mesoscopic bars," Phys. Rev. B, vol. 76, pp. 054449-1-054449-8, 2007.
29. D. Ravelosona, S. Mangin, J. A. Katine, E. E. Fullerton, and B. D. Terris, "Threshold currents to move domain walls in films with perpendicular anisotropy," Appl. Phys. Lett., vol. 90, pp. 072508-1-072508-3, 2007.
30. A. Yamaguchi, K. Yano, H. Tanigawa, S. Kasai, and T. Ono, "Reduction of threshold current density for current-driven domain wall motion using shape control," Jpn. J. Appl. Phys., vol. 45, pp. 3850-3853, 2006. (Pubitemid 43788187)
31. S. H. Florez, C. Krafft, and R. D. Gomez, "Spin-curent-induced magnetization reversal in magnetic nanowires with constrictions," J. Appl. Phys., vol. 97, pp. 10C705-1-10C705-3, 2005.
32. J. Grollier, D. Lacour, V. Cros, A. Hamzic, A. Vaures, A. Fert, D. Adam, and G. Faini, "Switching the magnetic configuration of a spin valve by current-induced domain wall motion," J. Appl. Phys., vol. 92, pp. 4825-4827, 2002.
33. G. Tatara and H. Kohno, "Theory of current-driven domain wall motion: Spin transfer versus momentum transfer," Phys. Rev. Lett., vol. 92, pp. 086601-1-086601-4, 2004.
34. A. Thiaville, Y. Nakatani, J. Miltat, and Y. Suzuki, "Micromagnetic understanding of current-driven domain wall motion in patterned nanowires," Europhys. Lett., vol. 69, pp. 990-996, 2005. (Pubitemid 40435933)
35. A. Himeno, T. Ono, S. Nasu, K. Shigeto, K. Mibu, and T. Shinjo, "Dynamics of a magnetic domain wall in magnetic wires with an artificial neck," J. Appl. Phys., vol. 93, pp. 8430-8432, 2003.
36. T. Ono, Y. Ooka, S. Kasai, H. Miyajima, N. Nakatani, N. Hayashi, K. Shigeto, K. Mibu, and T. Shinjo, "Magnetization reversal and electric transport in ferromagnetic nanowires," Mater. Sci. Eng. B, vol. 84, pp. 126-132, 2001. (Pubitemid 32529455)
37. S. D. Kim, B. S. Chun, and Y. K. Kim, "Domain wall width and velocity behaviors in notched magnetic devices," J. Appl. Phys., vol. 101, pp. 09F504-1-09F504-3, 2007.
38. [Online]. Available: See LLG Micromagnetics SimulatorTM at http://llgmicro.home.mindspring.com.
39. A. Lyle, X. F.Yao, F. Ebrahimi, J.Harms, and J.-PWang, "Communication between magnetic tunnel junctions using spin-polarized current for logic applications," IEEE Trans. Magn., vol. 46, pp. 2216-2219, 2010.
40. X. F. Yao, H. Meng, Y. S. Zhang, and J.-P. Wang, "Improved current switching symmetry of magnetic tunneling junction and giant magnetoresistance devices with nano-current-channel structure," J. Appl. Phys., vol. 103, pp. 07A717-1-07A717-3, 2008.
41. H. Meng and J.-P.Wang, "Composite free layer for high density magnetic random access memory with lower spin transfer current," Appl. Phys lett., vol. 89, pp. 152509-1-152509-3, 2006.
42. Y. Jiang, T. Nozaki, S. Abe, T. Ochiai, A. Hirohata, N. Tezuka, and K. Inomata, "Substantial reduction of critical current for magnetization switching in an exchange-biased spin valve," Nature, vol. 3, pp. 361-364, 2004.
43. C. T. Yen, W. C. Chen, D. Y. Wang, Y. J. Lee, C. T. Shen, S. Y. Yang, C. H. Tsai, C. C. Hung, K. H. Shen, M. J. Tsai, and M. J. Kai, "Reduction in critical current density for spin torque transfer switching with composite free layer," Appl. Phys. Lett., vol. 93, pp. 092504-1-092504-3, 2008.
44. J. M. Rabaey, A. Chandrakasan, and B. Nikolić, Digital Integrated Circuits, 2nd ed. Englewood Cliffs, NJ: Prentice-Hall, 2003, pp. 598-599.
45. F. Ren and D. Marković, "True energy-performance analysis of the MTJbased logic-in-memory architecture," IEEE Trans. Electron. Dev., vol. 57, no. 5, pp. 1023-1028, May 2010.
46. M. Nakayama, T.Kai, N. Shimomura, M. Amano, E. Kitagawa, T. Nagase, M.Yoshikawa, T. Kishi, S. Ikegawa, andH.Yoda, "Spin transfer switching in TbCoFe/CoFeB/MgO/CoFeB/TbCoFe magnetic tunnel junctions with perpendicular magnetic anisotropy," J. Appl. Phys., vol. 103, pp. 07A710-1-07A710-3, 2008.
47. S. Patil, A. Lyle, J. Harms, D. J. Lilja and J. P. Wang, "Spintronic logic gates for spintronic data usingmagnetic tunnel junctions," presented at the 28th IEEE Intern. Conf. Computer Design, Amsterdam, The Netherland, Oct. 3-6, 2010, Paper 74.