A 0.4 v 520 nW 990 μm2 fully integrated frequency-domain smart temperature sensor in 65 nm CMOS

Journal of Low Power Electronics

Volumn 8, Issue 1, 2012, Pages 63-72

  Chang, Ming Hung ^a   Lin, Shang Yuan ^a   Hwang, Wei ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

Extreme ultra low power; Near threshold circuits; Smart temperature sensor; Sub threshold circuits; Variation aware design

Indexed keywords

CMOS INTEGRATED CIRCUITS; LOW POWER ELECTRONICS; TEMPERATURE SENSORS; THRESHOLD ELEMENTS; THRESHOLD VOLTAGE;

EXTREME ULTRA LOW POWER; NEAR-THRESHOLD CIRCUITS; SMART TEMPERATURE SENSORS; SUB-THRESHOLD CIRCUITS; VARIATION-AWARE DESIGN;

FREQUENCY DOMAIN ANALYSIS;

EID: 84861519559     PISSN: 15461998     EISSN: 15462005     Source Type: Journal    
DOI: 10.1166/jolpe.2012.1177     Document Type: Conference Paper

References (21)

1. S. K. Gupta, A. Raychowdhury, and K. Roy, Digital computation insubthreshold region for ultralow-power operation: A device- circuitarchitectureco-design perspective, Proceedings of the IEEE 98, 160 (2010).
2. A. P. Chandrakasan, D. C. Daly, D. F. Finchelstein, J. Kwong, Y. K. Ramadass, M. E. Sinangil, V. Sze, and N. Verma, Technologies for ultradynamic voltage scaling, Proceedings of the IEEE 98, 191 (2010).
3. K. Itoh, Adaptive circuits for the 0.5-V nanoscale CMOS era, IEEE International Solid-State Circuits Conference, San Francisco, CA, USA (2009), pp. 14-20.
4. t microcontroller with integrated SRAM and switched capacitor DC-DC converter. IEEE Journal of Solid-State Circuits 44, 115 (2009).
5. V. F. Pavlidis and E. G. Friedman, Interconnect-based design methodologies for three-dimensional integrated circuits, Proceedings of the IEEE 98, 123 (2009).
6. A. W. Topol, D. C. L. Tulipe, L. Shi, D. J. Frank, K. Bernstein, S. E. Steen, A. Kumar, G. U. Singco, A. M. Young, K. W. Guarini, and M. Ieong, Three-dimensional integrated circuits. IBM Journal of Research and Development 50, 491 (2006).
7. A. L. Aita, M. A. P. Pertijs, and K. A. A. Makinwa, A CMOS smart temperature sensor with a batch-calibrated inaccuracy of ±0.25°C (3σ) from -70°C to 130°C, IEEE International Solid-State Circuits Conference, San Francisco, CA, USA (2009), pp. 342-343, 343a.
8. M. A. P. Pertijs, K. A. A. Makinwa, and J. H. Huijsing, A CMOS smart temperature sensor with a 3σ inaccuracy of ±0.1°C from -55°C to 125°C. IEEE Journal of Solid-State Circuits 40, 2805 (2005).
9. 2 7.4 μW micropower temperature sensor with an inaccuracy of ±0.2°C (3σ) from -30°C to 125°C. Journal of Solid-State Circuits 46, 1693 (2011).
10. P. Chen, C.-C. Chen, C.-C. Tsai, and W.-F. Lu, A time-to- digitalconverter- based CMOS smart temperature sensor. IEEE Journal of Solid-State Circuits 40, 1642 (2005).
11. P. Chen, C.-C. Chen, Y.-H. Peng, K.-M. Wang, and Y.-S. Wang, A time-domain SAR smart temperature sensor with curvature compensation and a 3σ inaccuracy of -0.4°C∼ +0.6°C over a 0°C to 90°C range. IEEE Journal of Solid-State Circuits 45, 600 (2010).
12. K. Woo, S. Meninger, T. Xanthopoulos, E. Crain, D. Ha, and D. Ham, Dual-DLL-based CMOS all-digital temperature snesor for microprocessor thermal monitoring, IEEE International Solid-State Circuits Conference, San Francisco, CA, USA (2009), pp. 68-69, 69a.
13. E. Socher, S. M. Beer, and Y. Nemirovsky, Temperature sensitivity of SOI-CMOS transistors for use in uncooled thermal sensing. IEEE Transactions on Electron Devices 52, 2784 (2005).
14. K. Kim, H. Lee, S. Jung, and C. Kim, A 366 kS/s 400 μW 0.0013 mmi frequency-to-digital converter based CMOS temperature sensor utilizing multiphase clock, IEEE Custom Integrated Circuits Conference, San Jose, CA, USA (2009), pp. 203-206.
15. S.-W. Chen, M.-H. Chang, W.-C. Hsieh, and W. Hwang, Fully onchip temperature, process, and voltage sensors, IEEE Symposium on Circuits and Systems, Paris, France (2010), pp. 897-900.
16. Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices. Cambridge, U.K.: Cambridge Univ. Press (1998).
17. I. M. Filanovsky and A. Allam, Mutual compensation of mobility and threshold voltage temperature effects with applications in CMOS circuits. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications 48, 876 (2001).
18. Y. W. Li, H. Lakdawala, A. Raychowdhurya, G. Taylor, and K. Soumyanath, A 1.05 v 1.6 mW 0.45°C 3σ-resolution δ σ-based temperature sensor with parasitic-resistance compensation in 32 nm CMOS, IEEE International Solid-State Circuits Conference, San Francisco, CA, USA (2009), pp. 340-341, 341a.
19. Y.-S. Lin, D. Sylvester, and D. Blaauw, An ultra low power 1 V, 220 nW temperature sensor for passive wireless applications, IEEE Custom Integrated Circuits Conference (2008), pp. 507-510.
20. F. Sebastiano, L. Breems, K. Makinwa, S. Drago, D. Leenaerts, and B. Nauta, A 1.2 V 10 μW NPN-based temperature sensor in 65 nm CMOS with an inaccuracy of ±0.2°C (3σ) from -70°C to 125°C, IEEE International Solid-State Circuits Conference, San Francisco, CA, USA (2010), pp. 312-313.
21. C.-C. Chung and C.-R. Yang, An autocalibrated all-digital temperature sensor for on-chip thermal monitoring. IEEE Trans. Circuits and Systems II: Express Briefs 58, 105 (2011).