Fully on-chip temperature, process, and voltage sensors

ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems

Volumn , Issue , 2010, Pages 897-900

  Chen, Shi Wen ^a   Chang, Ming Hung ^a   Hsieh, Wei Chih ^a   Hwang, Wei ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG TO DIGITAL CONVERTERS; BANDGAP REFERENCE; BIAS POINTS; BULK CMOS; CLOCK FREQUENCY; CODE CONVERSION; DIGITAL CODES; DIGITAL OUTPUT; ENVIRONMENTAL VARIATIONS; LOW POWER; ON-CHIP TEMPERATURE; PORTABLE APPLICATIONS; POWER CONSUMPTION; PVT VARIATIONS; SAMPLE RATE; SUPPLY VOLTAGES; TEMPERATURE EFFECTS; TEMPERATURE ERROR; VOLTAGE RANGES; VOLTAGE SENSOR; ZERO TEMPERATURE COEFFICIENTS;

CMOS INTEGRATED CIRCUITS; FABRICS; PROCESS MONITORING; TEMPERATURE SENSORS;

NANOSENSORS;

EID: 77955996240     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2010.5537410     Document Type: Conference Paper

References (13)

1. B. H. Calhoun, et al., "Sub-threshold operation and cross-hierarchy design for ultra low power wearable sensors," in IEEE Int'l Symp. Circuits and Systems, pp. 1437-1440, May 2009.
2. B. H. Calhoun, S. Khanna, R. Mann, and J. Wang, "Sub-threshold circuit design with shrinking CMOS devices," in IEEE Int'l Symp. Circuits and Systems, pp. 2541-2544, May 2009.
3. J. A. Paradiso and T. Starner, "Energy scavenging for mobile and wireless electronics," in IEEE Pervasive Comput., vol. 4, no.1, pp. 18-27, 2005.
4. T. Vucurevich, "The long road to 3D integration: are we there yet?," in 3D Architecture Conference, Keynote Speech, 2007.
5. X. Dong and Y. Xie, "System-level cost analysis and design exploration for three-dimensional integrated circuits (3D ICs)," in Asia and South Pacific Design Automation Conf., pp. 234-241, Jan. 2009.
6. H. C. Lai and Z. M. Lin, " Ultra-low temperature coeffient CMOS voltage reference, " in IEEE Intl. Electron Devices and Solid-State Circuits Conf., pp. 369-372, Dec. 2007.
7. I. M. Filanovsky and A. Allam, "Mutual compensation of mobility and threshold voltage temperature effects with applications in CMOS circuits," in IEEE Trans. Circuits Syst. I, vol. 48, pp. 876-884, Jul. 2001.
8. 2 49-mW 0.18-μm CMOS ADC with on-chip current/voltage references," in IEEE J. Circuits and Systems, vol. 52, no. 10, pp. 1989-1995, Oct. 2005.
9. M. A. Farahat et al., "Only digital technology analog-to-digital converter circuit, " in IEEE Int'l Symp. Midwest Symposium on Circuits and Systems, vol. 1, pp. 178-181, Dec 2003.
10. K. A. Bowman et al., "A physical alpha-power law MOSFET model," in IEEE J. Solid-State Circuits, vol. 34, no. 10, pp. 1410-1414, Oct. 1999.
11. P. Chen et al., "A time-to-digital-converter-based CMOS smart temperature sensor," in IEEE J. Solid-State Circuits, vol. 40, no. 8, pp. 1642-1648, Aug. 2005.
12. M. Sasaki et at., "A temperature sensor with an inaccuracy of -1/+0.8 C using 90-nm 1-V CMOS for online thermal monitoring of VLSI circuits," in IEEE Trans. Semiconductor manufacturing, vol. 21, no. 2, pp. 201-208, May 2008.
13. C.-C. Chen et al., "An accurate CMOS delay-line-based smart temperature sensor for low-power low-cost systems," Meas. Sci. Technol., vol. 17, no. 4, pp. 840-846, Apr. 2006.