The 10-ps multitime measurements averaging TDC implemented in an FPGA

IEEE Transactions on Nuclear Science

Volumn 58, Issue 4 PART 2, 2011, Pages 2011-2018

  Wang, Jinhong ^a   Liu, Shubin ^a   Zhao, Lei ^a   Hu, Xueye ^a   An, Qi ^a  

^a UNIVERSITY OF SCIENCE AND TECHNOLOGY OF CHINA   (China)

Author keywords

Field programmable gate arrays (FPGAs); time measurement; time to digital converter

Indexed keywords

AVERAGING TIME; BIN SIZE; IMPLEMENTATION SCHEME; SIMULATION RESULT; TIME TO DIGITAL CONVERTERS; TIMING PERFORMANCE;

BINS; FREQUENCY CONVERTERS; MATLAB;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 84860389991     PISSN: 00189499     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNS.2011.2158551     Document Type: Article

References (24)

1. M. D. Fries and J. J.Williams, "High-precision TDC in an FPGA using a 192 MHz quadrature clock," in Proc. IEEE Nucl. Sci. Symp., Nov. 10-16, 2002, vol. 1, pp. 580-584.
2. J. Wu, Z. Shi, and I. Y. Wang, "Firmware-only implementation of time-to-digital converter (TDC) in field programmable gate array (FPGA)," in Proc. IEEE Nucl. Sci. Symp., Oct. 19-25, 2003, vol. 1, pp. 177-181.
3. S. S. Junnarkar et al., "An FPGA-based, 12-channel TDC and digital signal processing module for the RatCAP scanner," in Proc. IEEE Nucl. Sci. Symp., Oct. 23-29, 2005, vol. 2, pp. 919-923.
4. J. Song, Q. An, and S. Liu, "A high-resolution time-to-digital converter implemented in field-programmable-gate-arrays," IEEE Trans. Nucl. Sci, vol. 53, no. 1, pp. 236-241, Feb. 2006.
5. M. Lin, G. Tsai, C. Liu, and S. Chu, "FPGA-based high area efficient time-to-digital IP design," in Proc. IEEE Region 10 Conf., Nov. 2006, pp. 1-4.
6. A. Amiri, A. Khouas, and M. Boukadoum, "On the timing uncertainty in delay-line-based time measurement applications targeting FPGAs," in Proc. IEEE Int. Symp. Circuits Syst., May 2007, pp. 3772-3775.
7. J.Wu and Z. Shi, "The 10-ps wave union TDC: Improving FPGA TDC resolution beyond its cell delay," in Proc. IEEE Nucl. Sci. Symp., Oct. 19-25, 2008, pp. 3440-3446.
8. C. Favi and E. Charbon, "A 17 ps time-to-digital converter implemented in 65 nm FPGA technology," in Proc. FPGA'09, 2009, pp. 113-120.
9. S. Liu, J.Wang, K. Chen, and Q. An, "Double sampling architecture for performing fine time interpolation with a limited logic density FPGA," in Proc. 9th Int. Conf. Electron. Meas. Instrum., 2009, pp. 1-585.
10. J. Wu, "On-chip processing for the wave union TDC implemented in FPGA," in Proc. IEEE-NPSS Real Time Conf., May 10-15, 2009, pp. 279-282.
11. J.Wu, "An FPGA wave union TDC for time-of-Flight applications," in Proc. IEEE Nucl. Sci. Symp. Conf. Rec, Oct. 25-31, 2009, pp. 299-304.
12. E. Bayer and M. Traxler, Development of a High-Resolution <10 ps RMT 32-Channel TDC in a Field-Programmable-Gate-Arrays Instruments-Methods-45, GSI Scientific Report 2009 [Online]. Available: http://www.gsi.de/informationen/wti/ library/scientificreport2009/ index-e.html
13. J. Wang, S. Liu, Q. Shen, H. Li, and Q. An, "A fully fledged TDC implemented in field-programmable gate arrays," IEEE Trans. Nucl. Sci, vol. 57, no. 2, pp. 446-450, Apr. 2010.
14. K. Chen, S. Liu, and Q. An, "A high precision time-to-digital converter based on multi-phase clock implemented within field-programmablegate- array," Nucl. Sci. Techniques, vol. 21, pp. 123-128, 2010.
15. J. Wu, "Several key issues on implementing delay line based TDCs using FPGAs," IEEE Trans. Nucl. Sci, vol. 57, no. 3, pp. 1543-1548, Jun. 2010.
16. M. Daigneault and J. David, "A novel 10 ps resolution TDC architecture implemented in a 130 nm process FPGA," in Proc. 8th IEEE Int. NEWCAS Conf., 2010, pp. 281-284.
17. P. Carbone and D. Petri, "Effect of additive dither on the resolution of ideal quantizers," IEEE Trans. Instrum. Meas., vol. 43, no. 3, pp. 389-396, Mar. 1994.
18. The MathWorks, Inc. Version 7.6.0.324.
19. DG645 Digital Delay Generator User Manual, Stanford Research Systems, Revision 1.1.
20. J. Doernberg, H.-S. Lee, and D. A. Hodges, "Full-speed testing of A/D converters," IEEE J. Solid-State Circuits, vol. SSC-19, no. 6, pp. 820-827, Dec. 1984.
21. J. Kalisz, "Review of methods for time interval measurements with picosecond resolution," Metrologis, vol. 41, pp. 17-32, 2004.
22. S. Liu, C. Feng, H. Yan, and Q. An, "LUT-based non-linearity compensation for BES III TOF's time measurement," Nucl. Sci. Techniques, vol. 21, pp. 49-53, 2010.
23. G. A. Reider, "Standard deviation of averaged time interval measurements," Rev. Sci. Instrum, vol. 51, no. 10, pp. 1423-1424, 1980.
24. E. B. Loewenstein, Reducing the Effects of Noise in a Data Acquisition System by Averaging. Austin, TX: National Instruments, Apr. 2000, AN152.