An FPGA wave union TDC for time-of-flight applications

IEEE Nuclear Science Symposium Conference Record

Volumn , Issue , 2009, Pages 299-304

  Wu, Jinyuan ^a  

^a FERMI NATIONAL ACCELERATOR LABORATORY   (United States)

Author keywords

FPGA firmware; Front end electronics; TDC

Indexed keywords

ARRAY STRUCTURES; AUTOMATIC CALIBRATION; BIT PATTERNS; DATA BUFFERS; DATA LINK; DELAY CHAINS; DISTRIBUTION MEDIA; DISTRIBUTION SCHEME; FPGA DEVICES; FPGA FIRMWARE; FRONT END ELECTRONICS; HIGH QUALITY; INPUT SIGNAL; JAM PREVENTION; LEADING EDGE; LEARNING CURVES; LOGIC ARRAY BLOCKS; LOW COSTS; MEASUREMENT CHANNELS; MEASUREMENT PRECISION; MULTIPLE MEASUREMENTS; POST PROCESSING; POTENTIAL USERS; SEMI-CONTINUOUS; SINGLE SHOTS; TIME OF FLIGHT; TIME OVER THRESHOLDS; TIMING REFERENCES; TRAILING EDGES; TURN-KEY; TWO CHANNEL; ULTRA-WIDE; UNIQUE FEATURES;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; BINS; DATA STRUCTURES; FIRMWARE; NUCLEAR PHYSICS; TIME MEASUREMENT;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 77951153345     PISSN: 10957863     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NSSMIC.2009.5401738     Document Type: Conference Paper

References (8)

1. A. Amiri, A. Khouas & M. Boukadoum, "On the Timing Uncertainty in Delay-Line-based Time Measurement Applications Targeting FPGAs," in Circuits and Systems, 2007, IEEE International Symposium on, 7-10 27-30 May 2007 Page(s): 3772-3775.
2. J. Song, Q. An & S. Liu, "A high-resolution time-to-digital converter implemented in field-programmable-gate-arrays," in IEEE Transactions on Nuclear Science, 2005, Pages 236-241, vol. 53.
3. M. Lin, G. Tsai, C. Liu, S. Chu, "FPGA-Based High Area Efficient Time-To-Digital IP Design," in TENCON 2006. 2006 IEEE Region 10 Conference, Nov. 2006 Page(s):1-4.
4. J. Wu, Z. Shi & I. Y. Wang, "Firmware-only implementation of time-todigital converter (TDC) in field programmable gate array (FPGA)," in Nuclear Science Symposium Conference Record, 2003 IEEE, 19-25 Oct. 2003 Page(s):177-181 Vol. 1.
5. S. S. Junnarkar, et. al., "An FPGA-based, 12-channel TDC and digital signal processing module for the RatCAP scanner," in Nuclear Science Symposium Conference Record, 2005 IEEE, Volume 2, 23-29 Oct. 2005 Page(s):919-923.
6. M. D. Fries & J. J. Williams, "High-precision TDC in an FPGA using a 192 MHz quadrature clock," in Nuclear Science Symposium Conference Record, 2002 IEEE, 10-16 Nov. 2002 Page(s):580-584 vol. 1.
7. J. Wu & Z. Shi, "The 10-ps wave union TDC: Improving FPGA TDC resolution beyond its cell delay", in Nuclear Science Symposium Conference Record, 2008 IEEE, 19-25 Oct. 2008 Page(s):3440-3446.
8. Altera Corporation, "Cyclone II Device Handbook", (2007) available via: {http://www.altera.com/}