메뉴 건너뛰기




Volumn , Issue , 2009, Pages 279-282

On-chip processing for the wave union TDC implemented in FPGA

Author keywords

FPGA firmware; Front end electronics; TDC

Indexed keywords

ANALOG COMPENSATION; CHAIN STRUCTURE; DIFFERENTIAL NONLINEARITY; DIGITAL CALIBRATIONS; FPGA FIRMWARE; FRONT END ELECTRONICS; MULTIPLE MEASUREMENTS; NONUNIFORMITY; ON CHIPS; TEMPERATURE DRIFTS; TIME RESOLUTION; WIDTH CONTROL;

EID: 72749104623     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTC.2009.5322002     Document Type: Conference Paper
Times cited : (32)

References (8)
  • 1
  • 2
    • 33645714885 scopus 로고    scopus 로고
    • A high-resolution time-to-digital converter implemented in field-programmable-gate-arrays
    • 53
    • J. Song, Q. An & S. Liu, "A high-resolution time-to-digital converter implemented in field-programmable-gate-arrays," in IEEE Transactions on Nuclear Science, 2005, Pages 236 - 241, vol. 53.
    • (2005) IEEE Transactions on Nuclear Science , pp. 236-241
    • Song, J.1    An, Q.2    Liu, S.3
  • 3
    • 34547582110 scopus 로고    scopus 로고
    • M. Lin, G. Tsai, C. Liu, S. Chu, FPGA-Based High Area Efficient Time-To-Digital IP Design, in TENCON 2006. 2006 IEEE Region 10 Conference, Nov. 2006 Page(s):1 - 4.
    • M. Lin, G. Tsai, C. Liu, S. Chu, "FPGA-Based High Area Efficient Time-To-Digital IP Design," in TENCON 2006. 2006 IEEE Region 10 Conference, Nov. 2006 Page(s):1 - 4.
  • 4
    • 11844296685 scopus 로고    scopus 로고
    • Firmware-only implementation of time-to-digital converter (TDC) in field programmable gate array (FPGA)
    • 19-25 Oct, Pages
    • J. Wu, Z. Shi & I. Y. Wang, "Firmware-only implementation of time-to-digital converter (TDC) in field programmable gate array (FPGA)," in Nuclear Science Symposium Conference Record, 2003 IEEE, 19-25 Oct. 2003 Page(s):177 - 181 Vol. 1.
    • (2003) Nuclear Science Symposium Conference Record, 2003 IEEE , vol.1 , pp. 177-181
    • Wu, J.1    Shi, Z.2    Wang, I.Y.3
  • 5
    • 33846607677 scopus 로고    scopus 로고
    • An FPGA-based, 12-channel TDC and digital signal processing module for the RatCAP scanner
    • 23-29 Oct, Pages
    • S. S. Junnarkar, et. al., "An FPGA-based, 12-channel TDC and digital signal processing module for the RatCAP scanner," in Nuclear Science Symposium Conference Record, 2005 IEEE, Volume 2, 23-29 Oct. 2005 Page(s):919 - 923.
    • (2005) Nuclear Science Symposium Conference Record, 2005 IEEE , vol.2 , pp. 919-923
    • Junnarkar, S.S.1    et., al.2
  • 6
  • 7
    • 67649206459 scopus 로고    scopus 로고
    • The 10-ps wave union TDC: Improving FPGA TDC resolution beyond its cell delay
    • IEEE, 19-25 Oct, Pages
    • J. Wu & Z. Shi, "The 10-ps wave union TDC: Improving FPGA TDC resolution beyond its cell delay", in Nuclear Science Symposium Conference Record, 2008 IEEE, 19-25 Oct. 2008 Page(s):3440 - 3446.
    • (2008) Nuclear Science Symposium Conference Record , pp. 3440-3446
    • Wu, J.1    Shi, Z.2
  • 8
    • 72749095111 scopus 로고    scopus 로고
    • Altera Corporation, Cyclone II Device Handbook, (2007) available via: {http://www.altera.com/}
    • Altera Corporation, "Cyclone II Device Handbook", (2007) available via: {http://www.altera.com/}


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.