-
1
-
-
34548836832
-
On the Timing Uncertainty in Delay-Line-based Time Measurement Applications Targeting FPGAs
-
27-30 May Pages
-
A. Amiri, A. Khouas & M. Boukadoum, "On the Timing Uncertainty in Delay-Line-based Time Measurement Applications Targeting FPGAs," in Circuits and Systems, 2007, IEEE International Symposium on, 7-10 27-30 May 2007 Page(s): 3772 - 3775.
-
(2007)
Circuits and Systems, 2007, IEEE International Symposium on
-
-
Amiri, A.1
Khouas, A.2
Boukadoum, M.3
-
2
-
-
33645714885
-
A high-resolution time-to-digital converter implemented in field-programmable-gate-arrays
-
53
-
J. Song, Q. An & S. Liu, "A high-resolution time-to-digital converter implemented in field-programmable-gate-arrays," in IEEE Transactions on Nuclear Science, 2005, Pages 236 - 241, vol. 53.
-
(2005)
IEEE Transactions on Nuclear Science
, pp. 236-241
-
-
Song, J.1
An, Q.2
Liu, S.3
-
3
-
-
34547582110
-
-
M. Lin, G. Tsai, C. Liu, S. Chu, FPGA-Based High Area Efficient Time-To-Digital IP Design, in TENCON 2006. 2006 IEEE Region 10 Conference, Nov. 2006 Page(s):1 - 4.
-
M. Lin, G. Tsai, C. Liu, S. Chu, "FPGA-Based High Area Efficient Time-To-Digital IP Design," in TENCON 2006. 2006 IEEE Region 10 Conference, Nov. 2006 Page(s):1 - 4.
-
-
-
-
4
-
-
11844296685
-
Firmware-only implementation of time-to-digital converter (TDC) in field programmable gate array (FPGA)
-
19-25 Oct, Pages
-
J. Wu, Z. Shi & I. Y. Wang, "Firmware-only implementation of time-to-digital converter (TDC) in field programmable gate array (FPGA)," in Nuclear Science Symposium Conference Record, 2003 IEEE, 19-25 Oct. 2003 Page(s):177 - 181 Vol. 1.
-
(2003)
Nuclear Science Symposium Conference Record, 2003 IEEE
, vol.1
, pp. 177-181
-
-
Wu, J.1
Shi, Z.2
Wang, I.Y.3
-
5
-
-
33846607677
-
An FPGA-based, 12-channel TDC and digital signal processing module for the RatCAP scanner
-
23-29 Oct, Pages
-
S. S. Junnarkar, et. al., "An FPGA-based, 12-channel TDC and digital signal processing module for the RatCAP scanner," in Nuclear Science Symposium Conference Record, 2005 IEEE, Volume 2, 23-29 Oct. 2005 Page(s):919 - 923.
-
(2005)
Nuclear Science Symposium Conference Record, 2005 IEEE
, vol.2
, pp. 919-923
-
-
Junnarkar, S.S.1
et., al.2
-
6
-
-
0142210226
-
High-precision TDC in an FPGA using a 192 MHz quadrature clock
-
10-16 Nov, Pages
-
M. D. Fries & J. J. Williams, "High-precision TDC in an FPGA using a 192 MHz quadrature clock," in Nuclear Science Symposium Conference Record, 2002 IEEE, 10-16 Nov. 2002 Page(s):580 - 584 vol. 1.
-
(2002)
Nuclear Science Symposium Conference Record, 2002 IEEE
, vol.1
, pp. 580-584
-
-
Fries, M.D.1
Williams, J.J.2
-
7
-
-
67649206459
-
The 10-ps wave union TDC: Improving FPGA TDC resolution beyond its cell delay
-
IEEE, 19-25 Oct, Pages
-
J. Wu & Z. Shi, "The 10-ps wave union TDC: Improving FPGA TDC resolution beyond its cell delay", in Nuclear Science Symposium Conference Record, 2008 IEEE, 19-25 Oct. 2008 Page(s):3440 - 3446.
-
(2008)
Nuclear Science Symposium Conference Record
, pp. 3440-3446
-
-
Wu, J.1
Shi, Z.2
-
8
-
-
72749095111
-
-
Altera Corporation, Cyclone II Device Handbook, (2007) available via: {http://www.altera.com/}
-
Altera Corporation, "Cyclone II Device Handbook", (2007) available via: {http://www.altera.com/}
-
-
-
|