A learning-based autoregressive model for fast transient thermal analysis of chip-multiprocessors

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2012, Pages 597-602

  Juan, Da Cheng ^a   Zhou, Huapeng ^a   Marculescu, Diana ^a   Li, Xin ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AR MODELS; AUTO REGRESSIVE MODELS; CHIP MULTIPROCESSOR; FAST TRANSIENTS; SYSTEMATIC FRAMEWORK; THERMAL PROFILES; TRANSIENT TEMPERATURE; TRANSIENT THERMAL ANALYSIS;

COMPUTER AIDED DESIGN;

THERMOANALYSIS;

EID: 84859992626     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2012.6165027     Document Type: Conference Paper

References (36)

1. D. Brooks et al., "Power, thermal, and reliability modeling in nanometer-scale microprocessors," MICRO, 2007.
2. D. Brooks et al., "Dynamic thermal management for high-performance microprocessors," HPCA, 2001.
3. T. Ebi et al., "TAPE: thermal-aware agent-based power economy for multi/many-core architectures," ICCAD, 2009.
4. J. S. Lee et al., "Predictive Temperature-Aware DVFS," IEEE Trans. Computers, 2010.
5. A. K. Coskun et al., "Proactive temperature balancing for low cost thermal management in MPSoCs," ICCAD, 2008.
6. A. K. Coskun et al., "Evaluating the Impact of Job Scheduling and Power Management on Processor Lifetime for Chip Multiprocessors," Performance, 2009.
7. S. Sharifi et al., "Accurate Direct and Indirect On-Chip Temperature Sensing for Efficient Dynamic Thermal Management," TCAD, 2010.
8. W. Huang et al., "HotSpot: A compact thermal modeling methodology for early-stage VLSI design," TVLSI, 2006.
9. P. Li et al., "IC thermal simulation and modeling via efficient multigrid-based approaches," TCAD, 2006.
10. E. Bosch, "Thermal Compact Models: An Alternative Approach", IEEE Trans. on Components and Packaging Technologies, 2003.
11. A. Sridhar et al., "3D-ICE: Fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling", ICCAD, 2010.
12. T. Wang et al, "3-D thermal-ADI: a linear-time chip level transient thermal simulator", TCAD, 2002.
13. C. Xu et al., "Fast 3D Thermal Analysis of Complex Interconnect Structures Using Electrical Modeling and Simulation Methodologies", ICCAD, 2009.
14. W. Ames, "Numerical Methods for Partial Differential Equations," Academic Press, 1977.
15. M. Reed et al., "Methods of modern mathematical physics," Academic press, 1980.
16. T. Cormen et al., "Introduction to Algorithms," The MIT Press, 2002.
17. K. Skadron et al., "Control-Theoretic Techniques and Thermal-RC Modeling for Accurate and Localized Dynamic Thermal Management," HPCA, 2002.
18. K. Skadron et al., "Temperature-aware microarchitecture: Modeling and Implementation," TACO, 2004.
19. R. E. Kessler, "The alpha 21264 microprocessor," MICRO, pp. 24-36, 1999.
20. Y. Liu et al., "Accurate temperature-dependent integrated circuit leakage power estimation is easy," DATE, pp. 1526-1531, 2007.
21. D.-C. Juan et al., "Statistical thermal evaluation and mitigation techniques for 3D chip-multiprocessors in the presence of process variations," DATE, 2011.
22. T. Hastie et al., "The Elements of Statistical Learning: Data Mining, Inference, and Prediction," Springer, 2009.
23. G. Seber, "Multivariate Observations. Hoboken," NJ: John Wiley & Sons, Inc., 1984.
24. Matlab®, http://www.mathworks.com/products/matlab/.
25. R. Tibshirani, "Regression shrinkage and selection via the lasso," J. R. Statist, 1996.
26. A. Hoerl et al., "Ridge regression: Biased estimation for nonorthogonal problems," JSTOR, 1970.
27. M.Friedlander, http://www.cs.ubc.ca/~schmidtm/Software/lasso.html
28. D. Burger D. Brooks et al., "Dynamic thermal management for high-performance microprocessors," HPCA, 2001.
29. T. Ebi et al., "TAPE: thermal-aware agent-based power economy for multi/many-core architectures," ICCAD, 2009.
30. D. Burger et al., "The SimpleScalar tool set, version 2.0," ACM SIGARCH Computer Architecture News, pp.13-25, 1997.
31. D. Brooks et al., "Wattch: a framework for architectural-level power analysis and optimizations", ISCA, 2000.
32. J. A. Butt et al., "Static power model for architects," MICRO, 2000.
33. S. Rusu et al., "A 65-nm dual-core multithreaded Xeon processor with 16-MB L3 Cache," IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007.
34. SPEC CPU2000, http://www.spec.org/cpu2000/
35. W. Zhao et al., "New generation of predictive technology model for sub-45nm early design exploration," IEEE Transactions on Electron Devices, 2006.
36. L. Cheng et al., "Physically justifiable die-level modeling of spatial variation in view of systematic across wafer variability," DAC, 2009.