An Analysis of Latch Comparator Offset Due to Load Capacitor Mismatch

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 53, Issue 12, 2006, Pages 1398-1402

  Nikoozadeh, Amin ^a   Murmann, Boris ^a  

^a Stanford University   (United States)

Author keywords

Capacitor mismatch; dynamic offset; latch

Indexed keywords

CAPACITORS; CMOS INTEGRATED CIRCUITS; COMPARATOR CIRCUITS; MATHEMATICAL MODELS; SPICE;

LATCH COMPARATOR; LOAD CAPACITOR MISMATCH;

FLIP FLOP CIRCUITS;

EID: 33947364789     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2006.883204     Document Type: Article

References (10)

1. L. Samid, P. Volz, and Y. Manoli, “A dynamic analysis of a latched CMOS comparator, ” in Proc. IEEE ISCAS., May 2004, pp. 181–184.
2. P. Cusinato, M. Bruccoleri, D. D. Caviglia, and M. Valle, “Analysis of the behavior of a dynamic latch comparator, ” IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 45, no. 3, pp. 294–298, Mar. 1998.
3. B. Razavi and B. A. Wooley, “Design techniques for high-speed, high-resolution comparators, ” IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 1916–1926, Dec. 1992.
4. C.-C. Huang and J.-T. Wu, “A background comparator calibration technique for flash analog-to-digital converters, ” IEEE Trans. Circuits Syst. I, REg. Papers, vol. 52, no. 9, pp. 1732–1740, Sep. 2005.
5. K. Uyttenhove and M. S. J. Steyaert, “Speed-power-accuracy tradeoff in high-speed CMOS ADCs, ” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 49, no. 4, pp. 280–286, Apr. 2002.
6. M. Pelgrom, A. Duinmaijer, and A. Welbers, “Matching properties of MOS transistors, ” IEEE J. Solid-State Circuits, vol. 24, no. 5, pp. 1433–1440, Oct. 1989.
7. A. J. Bhavnagarwala, X. Tang, and J. D. Meindl, “The impact of intrinsic device fluctuations on CMOS SRAM cell stability, ” IEEE J. Solid-State Circuits, vol. 36, no. 4, pp. 658–665, Apr. 2001.
8. M. J. E. Lee, W. J. Dally, and P. Chiang, “Low-power area-efficient high-speed I/O circuit techniques, ” IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1591–1599, Nov. 2000.
9. R. Sarpeshkar, J. L. Wyatt, N. C. Lu, and P. D. Gerber, “Mismatch sensitivity of a simulataneously latched CMOS sense amplifier, ” IEEE J. Solid-State Circuits, vol. 26, no. 10, pp. 1413–1422, 1991.
10. D. A. Hodges, H. G. Jackson, and R. A. Saleh, Analysis and Design of Digital Integrated Circuits, 3rd ed. New York: McGraw-Hill, 2004, pp. 57–63.