A voltage mode memristor bridge synaptic circuit with memristor emulators

Sensors

Volumn 12, Issue 3, 2012, Pages 3587-3604

  Maheshwar, Pd Sah ^a   Yang, Changju ^a   Kim, Hyongsuk ^a   Chua, Leon ^b  

^a Chonbuk National University   (South Korea)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Memristor bridge; Neuron; Non volatile programming weight; Synapse; Synaptic multiplication

Indexed keywords

EID: 84858986648     PISSN: 14248220     EISSN: None     Source Type: Journal    
DOI: 10.3390/s120303587     Document Type: Article

References (28)

1. Haykin, S.S. Neural Networks: A Comprehensive Foundation; Prentice Hall: Upper Saddle River, NJ, USA, 1999.
2. Lawrence, J. Introduction to neural networks. CA Sci. Softw. 1995, 346, 1075-1079.
3. Rumelhart, D.E.; McClelland, J.L. Parallel Distributed Processing: Exploration in the Microstructure of Cognition; MIT Press: Cambridge, MA, USA, 1986.
4. Murre, J.M.J. Neurosimulators. In Handbook of Brain Research and Neural Network; Arbib, M.A., Ed.; MIT Press: Cambridge, MA, USA, 1995.
5. McCartor, H. A highly parallel digital architecture for neural network emulation. In VLSI for Artificial Intelligence and Neural Network; Delagado-Frias, J.G., Moore, W.R., Eds.; Plenum Publishing Company: New York, NY, USA, 1991.
6. Ramacher, U. et al. Multiprocessor and memory architecture of the neurocomputers SYNAPSE-1. Int. J. Neural Syst. 1993, 4, 333-336.
7. Holler, M. Tam, S. Castro, H. Benson, R. An electrically trainable artificial neural network (ETANN) with 10240 "Floating gate" synapse. In Proceedings of International Joint Conference on Neural Network, Washington, DC, USA, 18-22 June 1989; Volume 2, pp. 191-196.
8. Withagen, H. Implementing backpropagation with analog hardware. In Proceedings of IEEE World Congress on Computational Intelligence, Orlando, FL, USA, 27 June-2 July 1994; Volume 4, pp. 2015-2017.
9. Lindsey, S.; Lindblad, T. Survey of neural network hardware invited paper. Proc. Appl. Sci. Artif. Neural Networks Con. 1995, 2492, 1194-1205.
10. Kub, F.J.; Moon, K.K.; Mack, I.A.; Long, F.M. Programmable analog vector-matrix multipliers. IEEE J. Solid-State Circuits 1990, 25, 207-214.
11. Schlottmann, C.R.; Hasler, P.E. A highly dense, low power programmable analog vector-matrix multiplier: The FPAA implementation. IEEE J. Emer. Sel. Top. Circ. Syst. 2011, 1, 403-411.
12. Chua, L.O.; Yang, L. Cellular neural networks: Applications. IEEE Trans. Circuits Syst. 1988, 35, 1273-1290.
13. Chua L.O.; Yang, L. Cellular neural networks: Theory. IEEE Trans. Circuits Syst. 1988, 35, 1257-1272.
14. Kim, H.; Roska, T.; Son, H.; Petras, I. Analog addition/subtraction on the CNN-UM chip with short-time superimposition of input signals. IEEE Trans. Circuits Syst. I 2003, 50, 429-432.
15. Kim, H.; Son, H.; Roska, T.; Chua, L.O. High-performance viterbi decoder with circularly connected 2-D CNN unilateral cell array. IEEE Trans. Circuits Syst. I 2005, 52, 2208-2218.
16. Domíinguez-Castro, R.; Espejo, S.; Rodríguez-Vázquez, A.; Carmona R.A.; Földesy P.; Zarándy, Á.; Szolgay P.; Szirányi, T.; Roska, T. A 0.8-μm CMOS two-dimensional programmable mixed-signal focal-plane array processor with on-chip binary imaging and instructions storage. IEEE J. Solid State Circuits 1997, 32, 1013-1026.
17. Strukov, D.B.; Snider, G.S.; Stewart, D.R.; Williams, R.S. The missing memristor found. Nature 2008, 453, 80-83.
18. Chua, L.O. Memristor-the missing circuit element. IEEE Trans. Circuit Theory 1971, CT-18, 507-519.
19. Chua, L.O.; Kang, S.M. Memristive devices and systems. Proc. IEEE 1976, 64, 209-223.
20. Ventra, M.D.; Pershin, Y.V; Chua, L.O. Circuit elements with memory: Memristor, memcapacitors and meminductors. Proc. IEEE 2009, 97, 1717-1724.
21. Cantley, K.D.; Subramaniam, A.; Stiegler, H.J.; Chapman, R.A.; Vogel, E.M. Hebbian learning in spiking neural networks with nanocrystalline silicon TFTs and memristive synapse. IEEE Trans. Nanotechnol. 2011, 10, 1066-1073.
22. Snider, G. Self-organized computation with unreliable, memristive nanodevices. Nanotechnology 2007, 18, 1-13.
23. Kim, H.; Sah, M.P; Yang, C.; Roska T.; Chua L.O. Neural synaptic weighting with a pulse-based memristor circuit. IEEE Trans. Circuit Syst. I 2011, 59, 148-158.
24. Kim, H.; Sah, M.P; Yang, C; Roska, T; Chua, L.O. Memristor bridge synapses. Proc. IEEE 2012, doi:10.1109/jproc.2011.2166749.
25. Kim, H.; Sah, M.P; Yang, C; Cho, S., Chua, L.O. Memristor emulator for memristor circuit applications. IEEE Trans. Circuit Syst. I 2012, in press.
26. Pershin, Y.V.; Ventra, M.D. Practical approach to programmable analog circuits with memristors. IEEE Trans. Circuits Syst. I 2010, 57, 1857-1864.
27. Pershin, Y.V; Ventra, M.D. Experimental Demonstration of Associative Memory with Memristive Neural Networks; Cornell University Library: Ithaca, NY, USA, 2009; ArXiv:0905.2935. Available online: http://arXiv.org/abs/arXiv:0905.2935 (accessed on 18 May 2009).
28. Yang, C.; Sah M.P.; Adhikari S.; Park, D.; Kim, H. Highly accurate doublet generator for memristor-based analog memories. IJBC 2012, in press.