A new case for the TAGE branch predictor

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2011, Pages 117-127

  Seznec, André ^a  

^a CAMPUS DE BEAULIEU   (France)

Author keywords

[No Author keywords available]

Indexed keywords

BRANCH PREDICTION; BRANCH PREDICTORS; CONDITIONAL BRANCH; CONTROL FLOWS; HARDWARE IMPLEMENTATIONS; ITERATION NUMBERS; PREDICTION ACCURACY; PREDICTOR ACCURACY; PREDICTOR TABLES; SINGLE-PORT MEMORIES;

ENERGY UTILIZATION; HARDWARE; PROGRAM PROCESSORS;

FORECASTING;

EID: 84858773483     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2155620.2155635     Document Type: Conference Paper

References (28)

1. Renée St. Amant, Daniel A. Jiménez, and Doug Burger. Low-power, high-performance analog neural branch prediction. In MICRO, pages 447-458, 2008.
2. Amirali Baniasadi and Andreas Moshovos. Sepas: a highly accurate energy-efficient branch predictor. In ISLPED, pages 38-43, 2004.
3. A. N. Eden and T.N. Mudge. The YAGS branch predictor. In Proceedings of the 31st Annual International Symposium on Microarchitecture, Dec 1998.
4. M. Evers, P.-Y. Chang, and Y.N. Patt. Using hybrid branch predictors to improve branch prediction accuracy in the presence of context switches. In Proceedings of the 23rd Annual International Symposium on Computer Architecture, May 1996.
5. Hongliang Gao, Yi Ma, Martin Dimitrov, and Huiyang Zhou. Address-branch correlation: A novel locality for long-latency hard-to-predict branches. In HPCA, pages 74-85, 2008.
6. Hongliang Gao and Huiyang Zhou. Adaptive information processing: An effective way to improve perceptron predictors. Journal of Instruction Level Parallelism (http://www.jilp.org/vol7), April 2005.
7. Y. Ishii, K. Kuroyanagi, T. Sawada, M. Inaba, and K. Hiraki. Revisiting local history for improving fused two-level branch predictor. In Proceedings of the 3rd Championship on Branch Prediction, http://www.jilp.org/jwac-2/, 2011.
8. Yasuo Ishii. Fused two-level branch prediction with ahead calculation. Journal of Instruction Level Parallelism (http://wwwjilp.org/vol9), May 2007.
9. D. Jimenez. Fast path-based neural branch prediction. In Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture, dec 2003.
10. D. Jiménez. Reconsidering complex branch predictors. In Proceedings of the 9th International Symposium on High Perform ance Computer Architecture, 2003.
11. D. Jiménez. Piecewise linear branch prediction. In Proceedings of the 32nd Annual International Symposium on Computer Architecture, june 2005.
12. D. Jiménez, S. W. Keckler, and C. Lin. The impact of delay on the design of branch predictors. In Proceedings of the 33rd Annual International Symposium on Microarchitecture, Monterey, California, December 2000.
13. D. Jiménez and C. Lin. Dynamic branch prediction with perceptrons. In Proceedings of the Seventh International Symposium on High Perform ance Computer Architecture, 2001.
14. Daniel A. Jiménez. Oh-snap: Optimized hybrid scaled neural analog predictor. In Proceedings of the 3rd Championship on Branch Prediction, http://www.jilp.org/jwac-2/, 2011.
15. G.H. Loh and D.S. Henry. Predicting conditional branches with fusion-based hybrid predictors. In Proceedings of the 11th Conference on Parallel Architectures and Compilation Techniques, 2002.
16. S. McFarling. Combining branch predictors. TN 36, DEC WRL, June 1993.
17. P. Michaud, A. Seznec, and R. Uhlig. Trading conflict and capacity aliasing in conditional branch predictors. In Proceedings of the 24th Annual International Symposium on Computer Architecture (ISCA-97), June 1997.
18. Pierre Michaud. A PPM-like, tag-based predictor. Journal of Instruction Level Parallelism (http://www.jilp.org/vol7), April 2005.
19. Naveen Muralimanohar, Rajeev Balasubramonian, and Norman P. Jouppi. Cacti 6.0: A tool to model large caches. Research report hpl-2009-85, HP Laboratories, 2009.
20. S.T. Pan, K. So, and J.T. Rahmeh. Improving the accuracy of dynamic branch prediction using branch correlation. In Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating Systems, 1992.
21. A. Seznec. Analysis of the O-GEHL branch predictor. In Proceedings of the 32nd Annual International Symposium on Computer Architecture, june 2005.
22. A. Seznec, S. Felix, V. Krishnan, and Y. Sazeidès. Design tradeoffs for the ev8 branch predictor. In Proceedings of the 29th Annual International Symposium on Computer Architecture, 2002.
23. André Seznec. The L-TAGE branch predictor. Journal of Instruction Level Parallelism (http://wwwjilp.org/vol9), May 2007.
24. André Seznec. A 64 kbytes ISL-TAGE branch predictor. In Proceedings of the 3rd Championship Branch Prediction, June 2011.
25. André Seznec. Storage Free Confidence Estimation for the TAGE branch predictor. In Proceedings of the 17th IEEE Symposium on High-Performance Computer Architecture (HPCA 2011), Feb 2011.
26. André Seznec and Pierre Michaud. A case for (partially)-tagged geometric history length predictors. Journal of Instruction Level Parallelism (http://www.jilp.org/vol8), April 2006.
27. th Annual International Symposium on Computer Architecture, 1995.
28. T.-Y. Yeh and Y.N. Patt. Two-level adaptive branch prediction. In Proceedings of the 24th International Symposium on Microarchitecture, Nov. 1991.