|
|
Volumn 27, Issue 9, 1992, Pages 76-84
|
|
Improving the accuracy of dynamic branch prediction using branch correlation
a
a
IBM
(United States)
|
|
Author keywords
[No Author keywords available]
|
|
Indexed keywords
COMPUTER ARCHITECTURE;
COMPUTER HARDWARE;
FORECASTING;
PIPELINE PROCESSING SYSTEMS;
MICROPROCESSOR CHIPS;
REDUCED INSTRUCTION SET COMPUTING;
TECHNOLOGY;
BRANCH PREDICTION;
LONG BRANCH DELAY;
SELF-HISTORY;
PARALLEL PROCESSING SYSTEMS;
VLSI CIRCUITS;
COUNTER-BASED BRANCH PREDICTION;
DYNAMIC BRANCH PREDICTION;
INSTRUCTION FETCH;
INSTRUCTION-LEVEL PARALLELISM;
REDUCED INSTRUCTION SET COMPUTING (RISC) ARCHITECTURE;
SUPERPIPELINE PROCESSOR DESIGNS;
VLSI TECHNOLOGIES;
|
|
EID: 0026918390
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1145/143371.143490 Document Type: Conference Paper |
|
Times cited : (125)
|
|
References (11)
|
