Two-level adaptive training branch prediction

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 1991, Pages 51-61

  Yeh, Tse Yu ^a   Patt, Yale N ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; EMBEDDED SYSTEMS; PIPELINES; PROGRAM PROCESSORS;

ADAPTIVE TRAINING; ADAPTIVE TRAINING SCHEME; BRANCH PREDICTORS; CONDITIONAL BRANCH; MICRO ARCHITECTURES; NUMBER OF BRANCHES; RUN-TIME EXECUTION; SPECULATIVE EXECUTION;

FORECASTING;

EID: 85034094146     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/123465.123475     Document Type: Conference Paper

References (18)

1. M. Butler, T-Y Yeh, Y.N. Patt, M. Alsup, H. Scales, and M. Shebanow, "Instruction Level Parallelism is Greater Than Two", Proceedings of the 18th International Symposium on Computer Architecture, (May. 1991), pp. 276-286.
2. D. R. Kaeli and P. G. Emma, ", Branch History Table Prediction of Moving Target Branches Due to Subroutine Returns", Proceedings of the 18th International Symposium on Computer Architecture, (May 1991), pp. 34-42.
3. Tse-Yu Yeh, "Two-Level Adaptive Training Branch Prediction", Technical Report, University of Michigan, (1991).
4. Motorola Inc., "M88100 User's Manual", Phoenix, Arizona, (March 13, 1989).
5. W.W. Hwu, T.M.Conte, and P.P.Chang, ", Comparing Software and Hardware Schemes for Reducing the Cost of Branches", Proceedings of the 16th International Symposium on Computer Architecture, (May 1989).
6. N.P. Jouppi and D. Wall, ", Available Instruction-Level Parallelism for Superscalar and Superpipelined Machines.", Proceedings of the Third International Conference on Architectural Support for Programming Languages and Operating Systems, (April 1989), pp. 272-282.
7. D. J. Lilja, "Reducing the Branch Penalty in Pipelined Processors ", IEEE Computer, (July 1988), pp.47-55.
8. W.W. Hwu and Y.N. Patt, ", Checkpoint Repair for Out-of-order Execution Machines", IEEE Transactions on Computers, (December 1987), pp. 1496-1514.
9. P. G. Emma and E. S. Davidson, ", Characterization of Branch and Data Dependencies in Programs for Evaluating Pipeline Performance", IEEE Transactions on Computers, (July 1987), pp.859-876.
10. J. A. DeRosa and H. M. Levy, ", An Evaluation of Branch Architectures ", Proceedings of the l^th International Symposium on Computer Architecture, (June 1987), pp.10-16.
11. D.R. Ditzel and H.R. McLellan, ", Branch Folding in the CRISP Microprocessor: Reducing Branch Delay to Zero", Proceedings of the 14th International Symposium on Computer Architecture, (June 1987), pp.2-9.
12. S. McFarling and J. Hennessy, ", Reducing the Cost of Branches", Proceedings of the 13th International Symposium on Computer Architecture, (1986), pp.396-403.
13. J. Lee and A. J. Smith, ", Branch Prediction Strategies and Branch Target Buffer Design", IEEE Computer, (January 1984), pp.6-22.
14. T.R. Gross and J. Hennessy, "Optimizing Delayed Branches", Proceedings of the 15th Annual Workshop on Microprogramming, (Oct. 1982), pp.114-120.
15. D.A. Patterson and C.H. Sequin, ", RISC-I: A Reduced Instruction Set VLSI Computer", Proceed-ings of the 8th International Symposium on Computer Architecture, (May. 1981), pp.443-458.
16. J.E. Smith, "A Study of Branch Prediction Strategies", Proceedings of the 8th International Symposium on Computer Architecture, (May. 1981), pp.443-458.
17. L.E. Shar and E.S. Davidson, ", A Multiminipro-cessor System Implemented Through Pipelining.", IEEE Computer, (Feb. 1974), pp.42-51.
18. T. C. Chen, "Parallelism, Pipelining and Computer Efficiency", Computer Design, Vol. 10, No. 1, (Jan. 1971), pp.69-74