Neuromorphic silicon neurons and large-scale neural networks: Challenges and opportunities

Frontiers in Neuroscience

Volumn , Issue SEP, 2011, Pages

  Poon, Chi Sang ^a   Zhou, Kuan ^b  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

SILICON;

COMPUTER PROGRAM; DIGITAL COMPUTER; NERVE CELL NETWORK; NEUROSCIENCE; NOTE; SEMICONDUCTOR; SILICON NEURON; SIMULATION; SPIKE WAVE;

EID: 83755165579     PISSN: 16624548     EISSN: 1662453X     Source Type: Journal    
DOI: 10.3389/fnins.2011.00108     Document Type: Note

References (32)

1. Ananthanarayanan, R., Esser, S. K., Simon, H. D., and Modha, D. S. (2009). "The cat is out of the bag: cortical simulations with 109 neurons, 1013 synapses," in Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis (Portland, OR: ACM), 1-12.
2. Andricciola, P., and Tuinhout, H. P. (2009). The temperature dependence of mismatch in deep-submicrometer bulk MOSFETs. IEEE Electron Device Lett. 30, 690-692.
3. Attwell, D., and Laughlin, S. B. (2001). An energy budget for signaling in the grey matter of the brain. J. Cereb. Blood Flow Metab. 21, 1133-1145.
4. Berg, J. M., Tymoczko, J. L., and Stryer, L. (2007). Biochemistry, 6th Edn. New York: W. H. Freeman.
5. Braitenberg, V., and Schüz, A. (1998). Cortex: Statistics and Geometry of Neuronal Connectivity, 2nd Edn. Berlin: Springer.
6. Chau, R., Datta, S., Doczy, M., Doyle, B., Jin, J., Kavalieros, J., Majumdar, A., Metz, M., and Radosavljevic, M. (2005). Benchmarking nanotechnology for high-performance and low-power logic transistor applications. IEEE Trans. Nanotechnol. 4, 153-158.
7. Davis, W. R., Wilson, J., Mick, S., Xu, M., Hua, H., Mineo, C., Sule, A. M., Steer, M., and Franzon, P. D. (2005). Demystifying 3D ICs: the pros and cons of going vertical. IEEE Des. Test Comput. 22, 498-510.
8. de Gyvez, J. P., and Tuinhout, H. P. (2004). Threshold voltage mismatch and intra-die leakage current in digital CMOS circuits. IEEE J. Solid-State Circuits 39, 157-168.
9. DeFelipe, J. (2010). From the connectome to the synaptome: an epic love story. Science 330, 1198-1201.
10. Djurfeldt, M., Ekeberg, O., and Lansner, A. (2008). Large-scale modeling - a tool for conquering the complexity of the brain. Front. Neuroinform. 2:1. doi: 10.3389/neuro.11.001.2008
11. Indiveri, G. (2003). "A low-power adaptive integrate-and-fire neuron circuit," in Proceedings of the 2003 International Symposium on Circuits and Systems, Bangkok, IV-820-IV-823.
12. Indiveri, G., Linares-Barranco, B., Hamilton, T. J., van Schaik, A., Etienne-Cummings, R., Delbruck, T., Liu, S.-C., Dudek, P., Häfliger, P., Renaud, S., Schemmel, J., Cauwenberghs, G., Arthur, J., Hynna, K., Folowosele, F., Saïghi, S., Serrano-Gotarredona, T., Wijekoon, J., Wang, Y., and Boahen, K. (2011). Neuromorphic silicon neuron circuits. Front. Neurosci. 5:73. doi: 10.3389/fnins.2011.00073
13. Intel. (2011). New Transistors for 22 Nanometer Chips Have an Unprecedented Combination of Power Savings and Performance Gains. Hillsboro, OR: Intel Corp.
14. ITRS. (2007). International Technology Roadmap for Semiconductors. Available at: http://www.itrs.net/
15. Izhikevich, E. M., and Edelman, G. M. (2008). Large-scale model of mammalian thalamocortical systems. Proc. Natl. Acad. Sci. U.S.A. 105, 3593-3598.
16. Jo, S. H., Chang, T., Ebong, I., Bhadviya, B. B., Mazumder, P., and Lu, W. (2010). Nanoscale memristor device as synapse in neuromorphic systems. Nano Lett. 10, 1297-1301.
17. Kinget, P. R. (2005). Device mismatch and tradeoffs in the design of analog circuits. IEEE J. Solid-State Circuits 40, 1212-1224.
18. Lennie, P. (2003). The cost of cortical computation. Curr. Biol. 13, 493-497.
19. Liu, S.-C., and Delbrück, T. (2007). Introduction to Neuromorphic and Bio-Inspired Mixed-Signal VLSI. Pasadena, CA: California Institute of Technology.
20. Mahowald, M., and Douglas, R. (1991). A silicon neuron. Nature 354, 515-518.
21. Mak, T., Al-Dujaily, R., Zhou, K., Lam, K.-P., Meng, Y., Yakovlev, A., and Poon, C.-S. (2011). Dynamic programming networks for large-scale 3D chip integration. IEEE Circuits Syst. Mag. 11, 51-62.
22. Markram, H. (2006). The blue brain project. Nat. Rev. Neurosci. 7, 153-160.
23. Mead, C. (1989). Analog VLSI and Neural Systems. Reading, MA: Addison-Wesley.
24. Meng, Y., Zhou, K., Monzon, J. J. C., and Poon, C.-S. (2011). "Iono-neuromorphic implementation of spike-timing-dependent synaptic plasticity," in 33rd Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC '11), Boston, MA.
25. Pavasovic, A., Andreou, A. G., and Westgate, C. R. (1994). Characterization of subthreshold MOS mismatch in transistors for VLSI systems. J. Signal Process. Syst. 6, 75-85.
26. Rachmuth, G., and Poon, C. S. (2008). Transistor analogs of emergent iono-neuronal dynamics. HFSP J. 2, 156-166.
27. Sporns, O., Tononi, G., and Kotter, R. (2005). The human connectome: a structural description of the human brain. PLoS Comput. Biol. 1:e42. doi: 10.1371/journal.pcbi.0010042
28. Vitale, S. A., Kedzierski, J., Healey, P., Wyatt, P. W., and Keast, C. L. (2011). Work-function-tuned TiN metal gate FDSOI transistors for subthreshold operation. IEEE Trans. Electron Devices 58, 419-426.
29. Vogelstein, R. J., Mallik, U., Vogelstein, J. T., and Cauwenberghs, G. (2007). Dynamically reconfigurable silicon array of spiking neurons with conductance-based synapses. IEEE Trans. Neural Netw. 18, 253-265.
30. Wijekoon, J. H. B., and Dudek, P. (2008). Compact silicon neuron circuit with spiking and bursting behaviour. Neural Netw. 21, 524-534.
31. Wijekoon, J. H. B., and Dudek, P. (2009). "A CMOS circuit implementation of a spiking neuron with bursting and adaptation on a biological timescale," in Biomedical Circuits and Systems Conference, 2009, BioCAS 2009, IEEE, Beijing, 193-196.
32. Zamarreno-Ramos, C., Camunas-Mesa, L. A., Perez-Carrasco, J. A., Masquelier, T., Serrano-Gotarredona, T., and Linares-Barranco, B. (2011). On spike-timing-dependent-plasticity, memristive devices, and building a self-learning visual cortex. Front. Neurosci. 5:26. doi: 10.3389/fnins.2011.00026