Using stochastic computing to implement digital image processing algorithms

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn , Issue , 2011, Pages 154-161

  Li, Peng ^a   Lilja, David J ^a  

^a UNIVERSITY OF MINNESOTA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ABSOLUTE VALUES; CIRCUIT RELIABILITY; COMPUTATIONAL ELEMENTS; DEVICE-SCALING; FRAME DIFFERENCES; IMAGE CONTRASTS; KEY COMPONENT; LINEAR GAIN; MATHEMATICAL ANALYSIS; MEDIAN FILTER; NANOSCALE DIMENSIONS; RANDOM BITS; STOCHASTIC IMPLEMENTATION;

ALGORITHMS; EDGE DETECTION; FUNCTIONS; IMAGE SEGMENTATION;

STOCHASTIC SYSTEMS;

EID: 83455220177     PISSN: 10636404     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2011.6081391     Document Type: Conference Paper

References (19)

1. M. Stanisavljevic, A. Schmid, Y. Leblebici, "Reliability of Nanoscale Circuits and Systems," 1st edition, Springer, 2001.
2. N. Karimi, M. Maniatakos, C. Tirumurti, A. Jas, Y. Makris, "Impact analysis of performance faults in modern microprocessors," in IEEE International Conf. on Computer Design, 2009, pp. 91-96.
3. K. Woo, M. Guthaus, "Fault-tolerant synthesis using non-uniform redundancy," in IEEE International Conf. on Computer Design, 2009, pp. 213-218.
4. R. Gandikota, D. Blaauw, D. Sylvester, "Interconnect performance corners considering crosstalk noise," in IEEE International Conf. on Computer Design, 2009, pp. 231-237.
5. T. Panhofer, W. Friesenbichler, M. Delvai, "Fault tolerant four-state logic by using self-healing cells," in IEEE International Conf. on Computer Design, 2008, pp. 1-6.
6. N. Mohyuddin, E. Pakbaznia, M. Pedram, "Probabilistic error propagation in logic circuits using the boolean difference calculus," in IEEE International Conf. on Computer Design, 2008, pp. 7-13.
7. R. Garg, S. P. Khatri, "A novel, highly SEU tolerant digital circuit design approach," in IEEE International Conf. on Computer Design, 2008, pp. 14-20.
8. S. Pant, D. Blaauw, "An active decoupling capacitance circuit for inductive noise suppression in power supply networks," in IEEE International Conf. on Computer Design, 2006, pp. 168-173.
9. B. R. Gaines, "Stochastic computing systems," in Advances in Information System Science. Plenum, vol. 2, ch. 2, 1969, pp. 37-172.
10. B. R. Gaines, "Techniques of identification with the stochastic computer,"in Proc. IFAC Symposium on "The Problems of Identification in Automatic Control Systems." 1967.
11. B. Brown and H. Card, "Stochastic neural computation I: Computational elements," IEEE Transactions on Computers, vol. 50, no. 9, pp. 891-905, 2001. (Pubitemid 32981667)
12. B. Brown and H. Card, "Stochastic neural computation II: Soft competitive learning," IEEE Transactions on Computers, vol. 50, no. 9, pp. 906-920, 2001. (Pubitemid 32981668)
13. W. Qian, X. Li, M. D. Riedel, K. Bazargan, and D. J. Lilja, "An Architecture for Fault-Tolerant Computation with Stochastic Logic,"IEEE Trans. on Computers, vol. 60, no. 1, pp. 93-105, 2011.
14. X.Li, W.Qian, M.D.Riedel, K.Bazargan, and D.J.Lilja, "A reconfigurable stochastic architecture for highly reliable computing," in Great Lakes Symposium on VLSI, 2009, pp. 315-320.
15. W. Qian and M.D.Riedel, "The synthesis of robust polynomial arithmetic with stochastic logic," in Design Automation Conference, 2008, pp. 648-653.
16. R. C. Gonzalez and R. E. Woods, "Digital Image Processing," 3rd edition, Prentice Hall, 2008.
17. System Generator for DSP User Guide, version 12.3, Xilinx Inc., 2010.
18. David J. Lilja, "Measure computer performance: a practitioner's guide," 1st edition, Cambridge University Press, 2000.
19. DesignWare Intellectual Property, Synopsys Inc., 2010.