An active decoupling capacitance circuit for inductive noise suppression in power supply networks

IEEE International Conference on Computer Design, ICCD 2006

Volumn , Issue , 2006, Pages 168-173

  Pant, Sanjay ^a   Blaauw, David ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER DESIGNS; DE-COUPLING CAPACITANCE; DECOUPLING CAPACITORS; HIGH-PERFORMANCE PROCESSORS; INDUCTIVE NOISE; INTERNATIONAL CONFERENCES; OPTIMAL ALLOCATION; POWER SUPPLIES; POWER SUPPLY NETWORKS; POWER-SUPPLY FLUCTUATIONS; VOLTAGE FLUCTUATIONS;

CAPACITANCE; CAPACITANCE MEASUREMENT; DROPS; ELECTRIC POWER DISTRIBUTION; ELECTRIC POWER TRANSMISSION NETWORKS; FLUID MECHANICS;

ELECTRIC POWER UTILIZATION;

EID: 49749152479     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2006.4380811     Document Type: Conference Paper

References (14)

1. Semiconductor Industry Association. International Technology Roadmap for Semiconductors, 2004.
2. S. Bobba et al., "IC power distribution challenges," in Proceedings of International Conference on Computer Aided Design, 2001, pp. 643-650.
3. H. Sanchez et al.,"Increasing microprocessor speed by massive application of on-die high-K MIM decoupling capacitors," in Proc.International Solid-State Circuits Conf, 2006, pp. 538-539.
4. S. Zhao et al., "Decoupling capacitance allocation and its application to power-supply noise-aware floorplanning," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, issue 1, Jan. 2003, pp. 81-92.
5. H. Su et al., "Optimal decoupling capacitor sizing and placement for standard-cell layout designs", in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, issue 4, April 2003, pp. 428-436.
6. H Li et al., "Partitioning-based approach to fast on-chip decap budgeting and optimization," in Proc Design Automation Conference, 2005, pp. 170-175.
7. C. Y. Yeh et al., "Timing-aware power noise reduction in layout," in Proceedings of International Conference on Computer Aided Design, 2005, pp. 627-634.
8. K. Makie-Fukuda et al., "On-chip active guard band filters to suppress substrate-coupling noise in analog and digital mixed-signal integrated circuits," in Symp. VLSI Circuits Dig. Tech. Papers, June 1999, pp. 57-60.
9. W. Winkler et al., "Active substrate noise suppression in mixed-signal circuits using on-chip driven guard rings," in Proc Custom Integrated Circuits Conference, May 2000, pp. 357-360.
10. T. Tsukada et al., "An on-chip active decoupling circuit to suppress crosstalk in deep-submicron CMOS mixed-signal SoCs," in Journal of Solid-State Circuits, 40-1, Jan 2005, pp. 67-79.
11. M. Ang et al., "An on-chip voltage regulator using switched decoupling capacitors," in Proc. of International Solid-State Circuits Conference, Feb 2000, pp. 438-439.
12. E. Hailu et al., "A circuit for reducing large transient current effects on processor power grids," in Proceedings of IEEE International Solid-State Circuits Conference, 2006, pp. 548-549.
13. A. Chandrakasan, W. J. Bowhill and F. Fox, Design of high performance microprocessor circuits. NY: IEEE Press, 2001.
14. B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill, 2002.