A standard cell based all-digital time-to-digital converter with reconfigurable resolution and on-line background calibration

European Solid-State Circuits Conference

Volumn , Issue , 2011, Pages 275-278

  Vengattaramane, Kameswaran ^a,b   Borremans, Jonathan ^a   Steyaert, Michiel ^b   Craninckx, Jan ^a  

^a IMEC   (Belgium)

^b UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL DESIGNS; OVER SAMPLING; PROTOTYPE CHIP; RE-CONFIGURABLE; STANDARD-CELL; TIME TO DIGITAL CONVERTERS;

CALIBRATION; DELAY CIRCUITS; ELECTRIC BATTERIES; FREQUENCY CONVERTERS; MICROPROCESSOR CHIPS;

DIGITAL CIRCUITS;

EID: 82955214026     PISSN: 19308833     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIRC.2011.6044960     Document Type: Conference Paper

References (12)

1. R. B. Staszewski and P. T. Balsara: "All-Digital Frequency Synthesizers in Deep-Submicron CMOS", Wiley-Interscience, John Wiley & Sons, Sept. 2006.
2. C-M. Hsu, M.Z. Straayer, M.H. Perrot, "A Low-Noise, Wide-BW 3.6 GHz, Fractional-N Frequency Synthesizer with a Noise Shaping Time-to-Digital Converter and Quantization Noise Cancellation", ISSCC Dig.Tech.Papers, pp 340-341, Feb, 2008
3. J. Borremans, K. Vengattaramane, V. Gianinni, J. Craninckx, "A 86 MHz-to-12 GHz Digital-Intensive Phase-Modulated Fractional-N PLL using a 15 pJ/shot 5 ps TDC in 40 nm digital CMOS", ISSCC Dig.Tech.Papers, pp 480-481, Feb, 2010
4. E. Temporiti, C. Weltin-Wu, D. Baldi, R. Tonietto, F. Svelto, "A 3 GHz Fractional All-Digital PLL with a 1.8 MHz Bandwidth Implementing Spur Reduction Technqiues", J. Solid State Circuits, vol.44, no. 3, pp. 824-834, March 2009.
5. M. Lee, A. A. Abidi, "A 9 b, 1.25 ps Resolution Coarse-Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue", J. Solid State Circuits, Vol.43, No.4, pp 769-777, April 2008. (Pubitemid 351464069)
6. S. Henzler, S. Koeppe, D. Lorenz, W. Kamp, R. Kuenemund, and D.Schmitt-Landsiedel,"A Local Passive Time Interpolation Concept for Variation-Tolerant High-Resolution Time-to-Digital Conversion", J. Solid State Circuits, Vol.43, No.7, pp 1666-1676, July 2008.
7. J-P Jansson, A. Mantyniemi, and J. Kostamovaara, "A CMOS Time-to-Digital Converter With Better Than 10 ps Single-Shot Precision", J. Solid State Circuits, Vol.41, No.6, pp.1286-1296, June 2006. (Pubitemid 44143865)
8. K. Vengattaramane, J. Borremans, M. Steyaert and J. Craninckx, "A Gated Ring Oscillator Based Parallel-TDC System With Digital Resolution Enhancement", Proc. A-SSCC., pp. 57-60. November 2009.
9. Takashi Tokairin, Mitsuji Okada, Masaki Kitsunezuka, Tadashi Maeda, Muneo Fukaishi, "A 2.1 to 2.8 GHz All-Digital Frequency Synthesizer with a Time-Windowed TDC", ISSCC Dig. Tech. Papers, pp. 470-471, Feb 2010.
10. Mike Shuo-Wei Chen, David Su, Srenik Mehta, "A Calibration Free 800 MHz Fractional-N Digital PLL with Embedded TDC", ISSCC Dig. Tech. Papers, pp. 472-473, Feb 2010.
11. Marco Zanuso, Paolo Madoglio,Salvatore Levantino, Carlo Samori, Andrea Lacaita,"Time-to-Digital Converter for frequency synthesis based on Digital Bang-Bang DLL", IEEE Trans. On Circuits and Systems-I, Vol.57, No.3,pp 548-555, March 2010
12. R. Tonietto, E. Zuffeti, R. Castello, I. Bietti,"A 3 MHz Bandwidth Low Noise RF All Digital PLL with 12 ps Resolution Time-to-Digital Converter", Proc. ESSCIRC, pp 150-153, September 2006