A gated ring oscillator based parallel-TDC system with digital resolution enhancement

Proceedings of Technical Papers - 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009

Volumn , Issue , 2009, Pages 57-60

  Vengattaramane, Kameswaran ^a,b   Borremans, Jonathan ^a   Steyaert, Michiel ^b   Craninckx, Jan ^a  

^a IMEC   (Belgium)

^b UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL RESOLUTION; LOW-COMPLEXITY; MULTICHANNEL MEASUREMENT; PROTOTYPE SYSTEM; RING OSCILLATOR; TIME TO DIGITAL CONVERTERS;

OSCILLATORS (ELECTRONIC);

EID: 76249100318     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASSCC.2009.5357178     Document Type: Conference Paper

References (12)

1. R. B. Staszewski and P. T. Baisant: "All-Digital Frequency Synthesizers in Deep-Submicron. CMOS, Wiley-Interscience, John Wiley & Sons, Sept. 2006.
2. C-M. Hsu, M.Z. Straayer, M.H. Perrot, " A Low-Noise, Wide-BW 3.6 GHz, Fractional-N Frequency Synthesizer with a Noise Shaping Time-to-Digital Converter and Quantization Noise Cancellation", ISSCC Dig.Tech.Papers, pp 340-341, Feb, 2008
3. P.K. Hanumolu, G-Y Wei, U-K. Moon and K. Mayaram, " Digitally-Enhanced Phase-locking Circuits", in Proc. IEEE CICC, pp.361 -368, 2007.
4. K. Vengattaramane, J. Craninckx and U. Steyaert,"Analysis of spur reduction using ΣΔ noise cancellation", to appear in. Proc. ISCAS 2009
5. I. Nissinen, A. Mantyniemi, and J. Kostamovaara, "A CMOS Time-to-Digital Converter based on a Ring Oscillator for a Laser Radar", Proc. ESSCIRC 2003, pp.469-472,2003.
6. J-P Jansson, A. Mantyniemi, and J. Kostamovaara, "A CMOS Time-to-Digital Converter With Better Than 10 ps Single-Shot Precision", IEEE Journal of Solid State Circuits, Vol.41, No.6, pp. 1286-1296, June 2006.
7. Ramakrishnan V, Balsam P.T.,"A wide-range, high-resolution, compact, CMOS time to digital converter', Proceedings of 19th lntl. Conf. on VLSI Design (VLSID) - 2006.
8. V. Kratyuk, P. Hanumolu, K. Ok, K. Mayaram and U. Moon, " A digital PLL with a stochastic time-to-digital. converter", IEEE VLSI Circuits Sym. Tech. Papers, pp. 31-32, 2006.
9. M. Lee, A. A. Abidi, "A 9 b, 1.25 ps Resolution Coarse-Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue", IEEE Journal of Solid State Circuits, Vol.43, No.4, pp 769-777, April 2008.
10. Y. Liu, et al., "A 6ps resolution pulse shrinking Time-to-Digital Converter as phase detector in multi-mode transceiver", IEEE Radio and Wireless Symposium, pp.163-166,2008.
11. S. Henzler, S. Koeppe, D. Lorenz, W. Kamp, R. Kuenemund, and D.SchmittLandsiedel," A Local Passive Time Interpolation Concept for Variation-Tolerant HighResolution Time-to-Digital Conversion", IEEE Journal of Solid State Circuita, Vo1.43, No.7, pp 1666-1676, July 2008.
12. M. Z. Straayer and M. H. Perott, " A Multi-Path Gated Ring Oscillator TDC With First-Order Noise Shaping", IEEE Journal of Solid State Circuits, Vol.44, No.4, pp l089-1098, April 2009.