Time-to-digital converter for frequency synthesis based on a digital bang-bang DLL

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 57, Issue 3, 2010, Pages 548-555

  Zanuso, Marco ^a   Madoglio, Paolo ^b   Levantino, Salvatore ^a   Samori, Carlo ^a   Lacaita, Andrea L ^a,c  

^a POLITECNICO DI MILANO   (Italy)

^b INTEL CORPORATION   (United States)

^c Istituto di Fotonica Nazionale   (Italy)

Author keywords

Analog digital conversion; Bang bang control; CMOS; Delay lock loops (DLLs); Limit cycles; Time to digital conversion

Indexed keywords

ANALOG TO DIGITAL CONVERSION; BANG BANG CONTROL SYSTEMS; CMOS INTEGRATED CIRCUITS; DIGITAL FILTERS; FREQUENCY CONVERTERS; LOCKS (FASTENERS); PHASE LOCKED LOOPS; SIGNAL PROCESSING;

BANG-BANG CONTROL; FREQUENCY SYNTHESIS; INPUT FREQUENCY; LIMIT-CYCLE; SIGNAL SOURCE; TIME RESOLUTION; TIME TO DIGITAL CONVERSION; TIME TO DIGITAL CONVERTERS;

DELAY LOCK LOOPS;

EID: 77949351332     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2009.2023945     Document Type: Article

References (19)

1. R. B. Staszewski, J. L. Wallberg, S. Rezeq, C.-M. Hung, O. E. Eliezer, S. K. Vemulapalli, C. Fernando, K. Maggio, R. Staszewski, N. Barton, M.-C. Lee, P. Cruise, M. Entezari, K. Muhammad, and D. Leipold, "All-digital PLL and transmitter for mobile phones," IEEE J. Solid- State Circuits, vol.40, no.12, pp. 2469-2482, Dec. 2005.
2. C. Weltin-Wu, E. Temporiti, D. Baldi, and F. Svelto, "A 3 GHz fractional- N all-digital PLL with precise time-to-digital converter calibration and mismatch correction," in Proc. ISSCC Dig. Tech. Papers, Feb. 2008, pp. 344-345.
3. R. B. Staszewski, K. Muhammad, D. Leipold, C.-M. Hung, Y.-C Ho, J. L. Wallberg, C. Fernando, K. Maggio, R. Staszewski, T. Jung, J. Koh, S. John, I. Y. Deng, V. Sarda, O. Moreira-Tamayo, V. Mayega, R. Katz, O. Friedman, O. E. Eliezer, E. de-Obaldia, and P. T. Balsara, "All-digital TX frequency synthesizer and discrete-time receiver for bluetooth radio in 130-nm CMOS," IEEE J. Solid-State Circuits, vol.39, no.12, pp. 2278-2291, Dec. 2004.
4. P. Dudek, S. Szczepanski, and J. V. Hatfield, "A high-resolution CMOS time-to-digital converter utilizing a vernier delay line," IEEE J. Solid-State Circuits, vol.35, no.2, pp. 240-247, Feb. 2000.
5. E. Raisanen-Routsalainen, T. Rahkonen, and J. Kostamovaara, "A lowpower CMOS time-to-digital converter," IEEE J. Solid-State Circuits, vol.30, no.9, pp. 984-990, Sep. 1995.
6. J.-P. Jansson, A. Mantyniemi, and J. Kostamovaara, "Synchronization in a multi-level CMOS time-to-digital converter," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.56, no.8, pp. 1622-1634, Aug. 2009.
7. V. Kraytuk, P. K. Hanumolu, K. Ok, U.-K. Moon, and K. Mayaram, "A digital PLL with a stochastic time-to-digital converter," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.56, no.8, pp. 1612-1621, Aug. 2009.
8. M. Lee and A. A. Abidi, "A 9b 1.25 ps resolution coarse-fine time-todigital converter in 90 nm CMOS that amplifies a time residue," IEEE J. Solid-State Circuits, vol.43, no.4, pp. 769-777, Apr. 2008.
9. C. M. Hsu, M. Z. Strayeer, and M. H. Perrott, "A low-noise, wide-BW 3.66 Hz Digital fractional-N frequency synthesizer with a noiseshaping time-to-digital converter and quantization noise cancellation," in Proc. ISSCC Dig. Tech. Papers, Feb. 2008, pp. 340-341.
10. Y. Arai, T. Matsumura, and M. Ikeno, "A CMOS four-channel x 1 K time memory LSI," IEEE J. Solid-State Circuits, vol.27, no.3, pp. 359-364, Mar. 1992.
11. T. Rahkonen and J. Kostamovaara, "The use of stabilized CMOS delay lines for the digitization of short time intervals," IEEE J. Solid-State Circuits, vol.28, no.8, pp. 887-894, Aug. 1993.
12. D. M. Santos, S. F. Dow, and M. E. Levi, "A CMOS delay locked loop and sub-nanosecond time-to-digital converter chip," in Proc. IEEE Nuclear Sci. Symp. Med. Imag. Conf. Record, Oct. 1995, vol.1, pp. 289-291.
13. B. G. Garlepp et al., "A portable digital DLL for high-speed CMOS interface circuits," IEEE J. Solid-State Circuits, vol.34, no.5, pp. 632-644, May 1999.
14. Air Interface for Fixed and Mobile Broadband Wireless Access Systems, IEEE Standard 802.16, 2005.
15. S. Henzler, S. Koeppe, D. Lorenz, W. Kamp, R. Kuenemund, and D. Schmitt-Landsiedel, "A local passive time interpolation concept for variation-tolerant high-resolution time-to-digital conversion," IEEE J. Solid-State Circuits, vol.43, no.7, pp. 1666-1676, Jul. 2008.
16. N. Da Dalt, "A design-oriented study of the nonlinear dynamics of digital bang-bang PLLs," IEEE Trans. Circuits Syst. I, vol.52, no.1, pp. 21-31, Jan. 2005.
17. R. Brent and H. T. Kung, "A regular layout for parallel adders," IEEE Trans. Comput., vol.C-31, no.3, pp. 260-264, Mar. 1982.
18. B. Nikolic, V. G. Oklobdzija, V. Stojanovic, V. Stojanovic, W. Jia, J. K.-S. Chiu, and M. M.-T. Leung, "Improved sense-amplifier-based flip-flop: Design and measurements," IEEE J. Solid-State Circuits, vol.35, no.6, pp. 876-884, Jun. 2000.
19. F. Baronti, L. Fanucci, D. Lunardini, R. Roncella, and R. Saletti, "On the differential non linearity of time-to-digital converters based on delay-locked-loop delay lines," IEEE Trans. Nucl. Sci., vol.48, no.6, pp. 2424-2432, Dec. 2001.