Memristor crossbar-based hardware implementation of the IDS method

IEEE Transactions on Fuzzy Systems

Volumn 19, Issue 6, 2011, Pages 1083-1096

  Merrikh Bayat, Farnood ^a   Shouraki, Saeed Bagheri ^a   Rohani, Ali ^a  

^a SHARIF UNIVERSITY OF TECHNOLOGY   (Iran)

Author keywords

Active learning method (ALM); fuzzy inference; ink drop spread (IDS); memristor; memristor crossbar

Indexed keywords

ACTIVE LEARNING METHODS; CROSS-BAR STRUCTURES; FUZZY IMPLEMENTATION; HARDWARE IMPLEMENTATIONS; INK DROP SPREAD (IDS); INK DROP SPREADS; LOW LATENCY; MEMRISTOR; POWER FAILURE; PROCESSING UNITS; REAL TIME; SOFT COMPUTING TOOLS;

DROPS; FUZZY INFERENCE; FUZZY NEURAL NETWORKS; LEARNING SYSTEMS; MEMRISTORS; PASSIVE FILTERS; RESISTORS; SOFT COMPUTING;

HARDWARE;

EID: 82455221020     PISSN: 10636706     EISSN: None     Source Type: Journal    
DOI: 10.1109/TFUZZ.2011.2160024     Document Type: Article

References (25)

1. S. B. Shouraki, "A novel fuzzy approach to modeling and control and its hardware implementation based on brain functionality and specifications" Ph.D. dissertation, Dept. Electr. Eng., Univ. Electro-Commun., Chofu, Japan, Mar. 2000.
2. S. B. Shouraki and N. Honda, "Recursive fuzzy modeling based on fuzzy interpolation" J. Adv. Comput. Intell., vol. 3, no. 2, pp. 114-125, Apr. 1999.
3. M. Murakami and N. Honda, "A study on the modeling ability of the IDS method: A soft computing technique using pattern-based information processing" Int. J. Approx. Reason., vol. 45, pp. 470-487, 2007.
4. M. Murakami, N. Honda, and J. Nishino, "A high performance IDS processing unit for a new fuzzy-based modeling" in Proc. IEEE Int. Conf. Fuzzy Syst., 2004, vol. 2, pp. 935-940.
5. M. Tarkhan, S. B. Shouraki, and H. Khasteh, "A novel hardware implementation of IDS method" IEICE Electron. Expr., vol. 6, no. 23, pp. 1626-1630, 2009.
6. M. Murakami and N. Honda, "Performance of the IDS Method as a Soft Computing Tool" IEEE Trans. Fuzzy Syst., vol. 16, no. 6, pp. 1582-1596, Dec. 2008.
7. D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found" Nature, vol. 453, pp. 80-83, May 2008.
8. L. O. Chua, "Memristor-The missing circuit element" IEEE Trans. Circuit Theory, vol. CT-18, no. 5, pp. 507-519, Sep. 1971.
9. R.Waser andM.Aono, "Nanoionics-based resistive switchingmemories" Nature Mater., vol. 6, pp. 833-840, 2007.
10. Y. V. Pershin, S. L. Fontaine, and M. D. Ventra, "Memristive model of amoeba's learning" Phys. Rev. E, vol. 80, pp. 021926-1-021926-6, 2009.
11. S. Shin, K. Kim, and S. M. Kang, "Memristor-based fine resolution programmable resistance and its applications" in Proc. Int. Conf. Commun., Circuits, Syst., Jul. 2009, pp. 948-951.
12. Y. V. Pershin and M. D. Ventra, "Practical approach to programmable analog circuits with memristors" IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 57, no. 8, pp. 1857-1864, Aug. 2010.
13. P. Kuekes, "Material implication: Digital logic with memristors" presented at the Memristor Memristive Syst. Symp., Berkeley, CA, Nov. 2008.
14. B. L. Mouttet, "Proposal for memristors in signal processing" in Proc. Nano-Net Conf., Sep. 2008, vol. 3, pp. 11-13.
15. F. Merrikh-Bayat and S. B. Shouraki, "Mixed analog-digital crossbarbased hardware implementation of sign-signLMSadaptive filter" Analog Integr. Circuits Signal Process., vol. 66, no. 1, pp. 41-48, 2011.
16. J. J. Yang, M. D. Pickett, X. Li, D. A. Ohlberg, D. R. Steward, and R. S. Williams, "Memristive switching mechanism for metal/oxide/metal nanodevices" Nature Nanotechnol., vol. 3, pp. 429-433, 2008.
17. P. J. Kuekes, D. R. Stewart, and R. S. Williams, "The crossbar latch: Logic value storage, restoration, and inversion in crossbar circuits" J. Appl. Phys., vol. 97, no. 3, pp. 034301-1-034301-5, 2005.
18. N. Gergel-Hackett, B. Hamadani, B. Dunlap, J. Suehle, C. Richter, C. Hacker, and D. Gundlach, "A flexible solution-processed memristor" IEEE Electron. Device Lett., vol. 30, no. 7, pp. 706-708, Jul. 2009.
19. D. Biolek, Z. Biolek, and V. Biolkova, "SPICE modeling of memristive, memcapacitative and meminductive systems" in Proc. Eur. Conf. Circuit Theory Design, Antalya, Turkey, Aug. 23-27, 2009, pp. 249-252.
20. M. Butts, A. DeHon, and S. C. Goldstein, "Molecular eletronics: Devices, systems and tools for gigagate, gigabit chips" in Proc. Int. Conf. Comput.-Aided Design, 2002, pp. 443-440.
21. J. Huang, M. B. Tahoori, and F. Lombardi, "On the defect tolerance of nano-scale two-dimensional crossbars" in Proc. 19th IEEE Int. Symp. Defect Fault Tolerance VLSI Syst., Oct. 2004, pp. 96-104.
22. C. P. Collier, E. W. Wong, M. Belohradsky, F. M. Raymo, J. F. Stoddart, P. J. Kuekes, R. S.Williams, and J. R. Heath, "Electronically configurable molecular-based logic gates" IEEE Trans. Nanotechnol., Sci., vol. 285, no. 5426, pp. 391-394, Jul. 1999.
23. A. DeHon, "Array-based architecture for FET-based, nanoscale electronics" IEEE Trans. Nanotechnol., vol. 2, no. 1, pp. 23-32, Mar. 2003.
24. J. A. Pérez-Carrasco, C. Zamarreõ-Ramos, T. Serrano-Gotarredona, and B. Linares-Barranco, "On neuromorphic spiking architectures for asynchronous STDP memristive systems" in Proc. IEEE Int. Symp. Circuits Syst., 2010, pp. 1659-1662.
25. A. Afifi, A. Ayatollahi, and F. Raissi, "Implementation of biologically plausible spiking neural network models on the memristor crossbar-based CMOS/nano circuits" in Proc. Eur. Conf. Circuit Theory Design, 2009, pp. 563-566.