A floating-gate comparator with automatic offset adaptation for 10-bit data conversion

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 52, Issue 7, 2005, Pages 1316-1326

  Wong, Yanyi Liu ^a,b   Cohen, Marc H ^a,c   Abshire, Pamela A ^a  

^a UNIVERSITY OF MARYLAND   (United States)

^b JOHNS HOPKINS UNIVERSITY APPLIED PHYSICS LABORATORY   (United States)

^c Gentag Inc   (United States)

Author keywords

Adaptive systems; Analog memories; Analog digital conversion; Calibration; CMOS integrated circuits; Comparators; Floating gate; Hot carriers; Offset cancellation; Very large scale integration (VLSI)

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CALIBRATION; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ELECTRIC POTENTIAL; FIELD EFFECT TRANSISTORS; GATES (TRANSISTOR); HOT CARRIERS; INTEGRATED CIRCUIT MANUFACTURE; MONTE CARLO METHODS; VLSI CIRCUITS;

ANALOG MEMORIES; FLOATING GATE COMPARATOR; OFFSET CANCELLATION;

COMPARATOR CIRCUITS;

EID: 23144438334     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2005.851389     Document Type: Article

References (19)

1. B. Razavi and B. Wooley, "Design techniques for high-speed, high-resolution comparators," IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 1916-1926, Dec. 1992.
2. M. Cohen and G. Cauwenberghs, "Floating-gate adaptation for focal-plane online nonuniformity correction," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., Analog Digit. Signal Process., vol. 48, no. 1, pp. 83-89, Jan. 2001.
3. S. Shah and S. Collins, "A temperature independent trimmable current source," in Proc. IEEE Int. Symp. Circuits Systems, vol. 1, May 2002, pp. 1713-1716.
4. S. Jackson, J. Killens, and B. Blalock, "A programmable current mirror for analog trimming using single poly floating-gate devices in standard CMOS technology," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, no. 1, pp. 100-102, Jan. 2001.
5. J. Hyde, T. Humes, C. Diorio, M. Thomas, and M. Figueroa, "A 300-MS/s 14-bit digital-to-analog converter in logic CMOS," IEEE J. Solid-State Circuits, vol. 38, no. 5, pp. 734-740, May 2003.
6. P. Hasler, B. Minch, and C. Diorio, "An autozeroing floating-gate amplifier," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, no. 1, pp. 74-82, Jan. 2001.
7. T. Constandinou, J. Georgiou, and C. Toumazou, "An auto-input-offset removing floating-gate pseudo-differential transconductor," in Proc. IEEE Int. Symp. Circuits Systems, vol. 1, May 2003, pp. 169-172.
8. E. Wong, P. Abshire, and M. Cohen, "Floating-gate comparator with automatic offset manipulation capability," in Proc. IEEE Int. Symp. Circuits Systems, vol. 1, May 2004, pp. I-529-532.
9. P. Hasler and J. Dugger, "Correlation learning role in floating-gate pFET synapses," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, no. 1, pp. 65-73, Jan. 2001.
10. P. Hasler, "Continuous-time feedback in floating-gate MOS circuits," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, no. 1, pp. 56-64, Jan. 2001.
11. K. Rahimi, C. Diorio, C. Hernandez, and M. Brockhausen, "A simulation model for floating-gate MOS synapse transistors," in Proc. IEEE Int. Symp. Circuits Systems, vol. 2, May 2002, pp. 532-535.
12. C. A. Mead, "Adaptive retina," in Analog VLSI Implementations of Neural Systems. Norwell, MA: Kluwer, 1989.
13. R. J. Baker, CMOS Mixed-Signal Circuit Design. Piscataway, NJ: Wiley-IEEE Press, 2003.
14. P. Furth and A. G. Andreou, "A design framework for low power analog filter banks," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 42, no. 11, pp. 966-971, Nov. 1995.
15. (2004) MOSIS Scalable CMOS (SCMOS) Design Rules Rev. 8.00, MOSIS. [Online]. Available: http://www.mosis.org/Technical/Designrules/scmos/ scmos-main.html
16. R. Jaeger, "Comments on 'An optimized output stage for MOS integrated circuits'," IEEE J. Solid-State Circuits, vol. SC-10, no. 3, pp. 185-186, Jun. 1975.
17. M. Choi and A. Abidi, "A 6-b 1.3-Gsample/s A/D converter in 0.35-μm CMOS," IEEE J. Solid-State Circuits, vol. 36, pp. 1847-1858, Dec. 2001.
18. E. Rodriguez-Villegas and H. Barnes, "Solution to trapped charge in FGMOS transistors," Electron. Lett., vol. 39, no. 19, pp. 1416-1417, Sep. 2003.
19. Y. L. Wong, M. H. Cohen, and P. A. Abshire, "Differential hot electron injection in an adaptive floating-gate comparator," Anal. Int. Circuits Signal Process., vol. 43, pp. 281-296, May 2005.