A floating-gate-based programmable CMOS reference

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 55, Issue 11, 2008, Pages 3448-3456

  Srinivasan, Venkatesh ^a   Serrano, Guillermo ^a   Twigg, Christopher M ^a   Hasler, Paul ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Current reference; Floating gate transistors; Voltage reference

Indexed keywords

VOLTAGE MEASUREMENT;

CHARGE DIFFERENCE; CURRENT REFERENCE; FLOATING GATE TRANSISTORS; PROTOTYPE CIRCUITS; REFERENCE VOLTAGES; TEMPERATURE RANGE; TEMPERATURE SENSITIVITY; VOLTAGE REFERENCE;

CMOS INTEGRATED CIRCUITS;

EID: 58049203871     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2008.925351     Document Type: Article

References (24)

1. R. Harrison, J. Bragg, P. Hasler, B. Minch, and S. Deweerth, "A CMOS programmable analog memory-cell array using floating-gate circuits," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 48, no. 1, pp. 4-11, Jan. 2001.
2. V. Srinivasan, G. Serrano, C. M. Twigg, and P. E. Hasler, "A compact programmable CMOS reference with 40 UV accuracy," in Proc. IEEE Custom Integr. Circuits Conf., Sep. 2006, pp. 611-614.
3. V. Srinivasan, G. Serrano, J. Gray, and P. Hasler, "A precision CMOS amplifier using floating-gates for offset cancellation," in Proc. IEEE Custom Integr. Circuits Conf., 2005, pp. 739-742.
4. A. Bandyopadyay, G. Serrano, and P. Hasler, "Programming analog computational memory elements to 0.2% accuracy over 3.5 decades using a predictive method," in Proc. Int. Symp. Circuits Syst., May 2005, pp. 2148-2151.
5. A. Bandyopadhyay, J. Lee, R. Robucci, and P. Hasler, "Matia: A programmable 80 μW/frame CMOS block matrix transform imager architecture, IEEE J. Solid-State Circuits, vol. 41, no. 3, pp. 663-672, Mar. 2006.
6. T. Hall, C. Twigg, J. Gray, P. Hasler, and D. Anderson, "Large-scale field-programmable analog arrays for analog signal processing," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 11, pp. 2298-2307, Nov. 2005.
7. D. W. Graham, P. Hasler, R. Chawla, and P. D. Smith, "A low-power, programmable bandpass filter section for higher order filter applications," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 6, pp. 1165-1176, Jun. 2007.
8. S.-Y. Peng, P. Hasler, and D. V. Anderson, "An analog programmable multidimensional radial basis function based classifier," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 10, pp. 2148-2158, Oct. 2007.
9. A. Basu and P. Hasler, "A fully integrated architecture for fast programming of floating gates," in Proc. IEEE Int. Symp. Circuits Syst., 2007, pp. 957-960.
10. P. E. Allen and D. R. Holberg, CMOS Analog Circuit Design, 2nd ed. London, U.K.: Oxford Univ. Press, 2002.
11. H. Nozama and S. Kokyama, "A thermionic electron emission model for charge retention in SAMOS structures," Jpn. J. Appl. Phys., vol. 21, no. 2, pp. L111-L112, Feb. 1992.
12. S. Sze, Physics of Semiconductor Devices, 2nd ed. New York: Wiley-Interscience, 1981.
13. Y. Tsividis, Operation and Modeling of the MOS Transistor. New York: McGraw-Hill, 1999.
14. D. Graham, E. Farquhar, B. Degnan, C. Gordon, and P. Hasler, "Indirect programming of floating-gate transistors," in Proc. Int. Symp. Circuit Syst., May 2005, vol. 1, pp. 2172-2175.
15. GS for CMOS low-dropout linear regulators," IEEE J. Solid-State Circuits, vol. 38, no. 1, pp. 146-150, Jan. 2003.
16. K. N. Leung and P. T. Mok, "A sub-1-V 15-ppm/°C CMOS bandgap voltage reference without requiring low threshold voltage device," IEEE J. Solid-State Circuits, vol. 37, no. 4, pp. 526-530, Apr. 2002.
17. A. Buck, C. McDonald, S. Lewis, and T. R. Viswanathan, "A CMOS bandgap reference without resistors," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2000, pp. 442-443.
18. B. K. Ahuja, H. Vu, C. L. Aber, and W. Owen, "A 0.5 μA precision CMOS floating-gate analog reference," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2005, vol. 48, pp. 286-287.
19. A. P. Brokaw, "A simple three-terminal IC bandgap reference," IEEE J. Solid-State Circuits, vol. SSC-9, no. 6, pp. 388-393, Dec. 1974.
20. P. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, 4th ed. Hoboken, NJ: Wiley, 2001.
21. B. S. Song and P. R. Gray, "A precision curvature-compensated CMOS bandgap reference," IEEE J. Solid-State Circuits, vol. SSC-18, no. 6, pp. 634-643, Dec. 1983.
22. P. K. T. Mok and K. N. Leung, "Design considerations of recent advanced low-voltage low-temperature-coefficient CMOS bandgap voltage reference," in Proc. IEEE Custom Integr. Circuits Conf., Apr. 2004, pp. 635-642.
23. H. Banba, H. Shiga, A. Umezawa, T. Tanzawa, S. Atsumi, and K. Sakui, "A CMOS bandgap reference circuit with sub-1-V operation," IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 670-674, May 1999.
24. Y. Jiang and E. K. F. Lee, "Design of low-voltage bandgap reference using transimpedance amplifier," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 6, pp. 552-555, Jun. 2000.