A PWM analog memory programming circuit for floating-gate MOSFETs with 75-μs programming time and 11-bit updating resolutionh

IEEE Journal of Solid-State Circuits

Volumn 36, Issue 8, 2001, Pages 1286-1290

  Kinoshita, Shigeo ^a,b   Morie, Takashi ^a   Nagata, Makoto ^a   Iwata, Atsushi ^a  

^a HIROSHIMA UNIVERSITY   (Japan)

^b ROHM CO LTD   (Japan)

Author keywords

Analog memory; EEPROM; Flash memory; Multilevel programming; Pulsewidth modulation

Indexed keywords

CMOS INTEGRATED CIRCUITS; FLASH MEMORY; MOSFET DEVICES; NEURAL NETWORKS; PULSE WIDTH MODULATION; VLSI CIRCUITS;

MULTILEVEL PROGRAMMING;

ANALOG STORAGE;

EID: 0035429465     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.938380     Document Type: Article

References (12)

1. A nonvolatile analog storage device using EEPROM technology
2. A 2.5 V 256-level nonvolatile analog storage device using EEPROM technology
3. An all-analog expandable neural network LSI with on-chip backpropagation learning
4. Self-learning analog neural network LSI with high-resolution nonvolatile analog memory and a partially-serial weight-update architecture
5. 1 M-cell 6 b/cell analog flash memory for digital storage
6. Characteristics of floating gate device as analogue memory for neural networks
7. A floating-gate analog memory device for neural networks
8. A novel approach to controlled programming of tunnel-based floating-gate MOSFET's
9. Hardware implementation of new analog memory for neural networks
10. Advances in neuron-MOS application
11. An 8 b resolution 360 μs write time nonvolatile analog memory based on differentially balanced constant-tunneling-current scheme (DBCS)
12. New nonvolatile analog memory circuits using PWM methods