Adaptive algorithm using hot-electron injection for programming analog computational memory elements within 0.2% of accuracy over 3.5 decades

IEEE Journal of Solid-State Circuits

Volumn 41, Issue 9, 2006, Pages 2107-2114

  Bandyopadhyay, Abhishek ^a,b   Serrano, Guillermo J ^c   Hasler, Paul ^a,c  

^a IEEE   (United States)

^b ANALOG DEVICES INC   (United States)

^c GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Adaptive programming; Floating gate; Fowler Nordheim tunnelling; Hot electron injection

Indexed keywords

ADAPTIVE PROGRAMMING; FLOATING GATE; FOWLER-NORDHEIM TUNNELLING; HOT-ELECTRON INJECTION;

ARRAYS; CMOS INTEGRATED CIRCUITS; COMPUTATIONAL METHODS; COMPUTER PROGRAMMING; DATA STORAGE EQUIPMENT; PARTICLE BEAM INJECTION;

ADAPTIVE ALGORITHMS;

EID: 33748364569     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2006.880621     Document Type: Article

References (17)

1. T. Morie, O. Fujita, and K. Uchimura, "Self learning analog neural network LSI with high-resolution nonvolatile analog memory and a partially serial weight-update architecture," IEICE Trans. Election., vol. E80-C, no. 7, pp. 990-995, 1997.
2. IEEE Trans. Circuits Syst. II, Analog Digit. Signed Process., Special Issue on Floating-Gate Devices, Circuits, and Systems, vol. 48, no. 1, 2001.
3. P. L. Rolandi, R. Canegallo, E. Chioffi, D. Gerna, C. Issartel, F. Lhermet, M. Passotti, and A. Kramer, "A 1 M-cell 6 b/cell analog flash memory for digital storage," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 1998, pp. 334-335.
4. J. Hyde, T. Humes, C. Diorio, M. Thomas, and M. Figueroa, "A 300-MS/s 14-bit digital-to-analog converter in logic CMOS," IEEE J. Solid-State Circuits, vol. 38, no. 5, pp. 734-740, May 2003.
5. A. Bandyopadhyay and P. Hasler, "A fully programmable CMOS block matrix transform imager architecture," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), San Jose, CA, 2003, pp. 2233-2236.
6. M. Cohen and G. Cauwenberghs, "Floating-gate adaptation for focalplane online nonuniformity correction," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, no. 1, pp. 83-89, Jan. 2001.
7. IEEE Standard Definitions and Characterization of Floating Gate Semiconductor Arrays, IEEE Std. 1005-1998, Jun. 1998.
8. M. Lenzlinger and E. Snow, "Fowler-Nordheim tunneling into thermally grown SiO," J. Appl. Phys., vol. 40, no. 6, pp. 278-283, 1969.
9. R. H. Fowler and L. Nordheim, "Electron emission in intense electric fields," in Proc. Royal Soc. London, 1928, vol. A119, pp. 173-181.
10. S. Kinoshita, T. Morie, M. Nagata, and A. Iwata, "A PWM analog memory programming circuit for floating-gate MOSFETs with 75-μs programming time and 11-bit updating resolution," IEEE J. Solid-State. Circuits, vol. 36, no. 5, pp. 1286-1290, May 2003.
11. K. Kim, K. Lee, T. Jung, and K. Suh, "An 8-bit-resolution, 360-μs write time nonvolatile analog memory based on differentially balanced constant-tunneling-current scheme (DBCS)," IEEE J. Solid-State Circuits, vol. 33, no. 11, pp. 1758-1762, Nov. 1998.
12. M. Kucic, A. Low, P. Hasler, and J. Neff, "A programmable continuous-time floating-gate fourier processor," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, no. 1, pp. 90-99, Jan. 2001.
13. S. Chung, S. Kuo, C. Yih, and T. Chao, "Performance and reliability evaluations of p-channel flash memories with different programming schemes," in IEDM Tech. Dig., 1997, pp. 295-298.
14. S. Tam, P.-K. Ko, and C. Hu, "Lucky-electron model of channel hot-electron injection in MOSFETs," IEEE Trans. Electron Devices, vol. 31, no. 9, pp. 1116-1125, Sep. 1984.
15. C. Duffy and P. Hasler, "Modeling hot-electron injection in pFETs," J. Comput. Electron., vol. 2, pp. 317-322, Jan. 2001.
16. K. Yoshida et al, " A 1 Gb multilevel AG-AND-type flash memory with 10 MB/s programming throughput for mass storage application," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2003, vol. 1, pp. 288-493.
17. H. Kurata et al., "Constant-charge-injection programming for 10-MB/ s multilevel AG-AND flash memories," in Symp. VLSI Circuits Dig. Tech. Papers, 2002, pp. 302-302.