ULCC: A user-level facility for optimizing shared cache performance on multicores

ACM SIGPLAN Notices

Volumn 46, Issue 8, 2011, Pages 103-112

  Ding, Xiaoning ^a   Wang, Kaibo ^a   Zhang, Xiaodong ^a  

^a OHIO STATE UNIVERSITY   (United States)

Author keywords

Cache; Multicore; Scientific Computing

Indexed keywords

APPLICATION EXECUTION; APPLICATION PERFORMANCE; CACHE; CACHE CONTROL; CACHE OPTIMIZATION; CACHE POLLUTION; CACHE-CONSCIOUS; CRITICAL ISSUES; DATA SETS; EXECUTION TIME; MEMORY ACCESS; MULTI CORE; MULTI-CORE PROCESSOR; MULTI-CORES; MULTI-THREADED PROGRAMS; MULTIPLE-CASE STUDY; PERFORMANCE IMPROVEMENTS; SCIENTIFIC APPLICATIONS; SHARED CACHE; SHARED SPACES; SOFTWARE RUNTIME; USER LEVELS;

ALGORITHMS; BUFFER STORAGE; OPTIMIZATION; POLLUTION; PROGRAM PROCESSORS;

MULTICORE PROGRAMMING;

EID: 80053979318     PISSN: 15232867     EISSN: None     Source Type: Journal    
DOI: 10.1145/2038037.1941568     Document Type: Conference Paper

References (35)

1. NAS parallel benchmarks in OpenMP. URL http://phase.hpcc. jp/Omni/benchmarks/NPB/index.html.
2. E. Anderson, Z. Bai, J. Dongarra, A. Greenbaum, A. McKenney, J. Du Croz, S. Hammerling, J. Demmel, C. Bischof, and D. Sorensen. LAPACK: A portable linear algebra library for high-performance computers. In SC '90, pages 2-11, 1990. (Pubitemid 21675291)
3. L. S. Blackford, J. Demmel, J. Dongarra, I. Duff, S. Hammarling, G. Henry, M. Heroux, L. Kaufman, A. Lumsdaine, A. Petitet, R. Pozo, K. Remington, and R. C. Whaley. An updated set of basic linear algebra subprograms (blas). ACM Trans. Math. Softw., 28(2):135-151, 2002. (Pubitemid 135701673)
4. S. Chen, P. B. Gibbons, M. Kozuch, V. Liaskovitis, A. Ailamaki, G. E. Blelloch, B. Falsafi, L. Fix, N. Hardavellas, T. C. Mowry, and C. Wilkerson. Scheduling threads for constructive cache sharing on CMPs. In SPAA'07, pages 105-115, 2007. (Pubitemid 47568559)
5. T. M. Chilimbi, M. D. Hill, and J. R. Larus. Cache-conscious structure layout. In PLDI '99, pages 1-12, 1999. (Pubitemid 129686073)
6. HP Corp. Perfmon project. URL http://www.hpl.hp.com/ research/linux/ perfmon.
7. Y. Jiang, X. Shen, J. Chen, and R. Tripathi. Analysis and approximation of optimal co-scheduling on chip multiprocessors. In PACT'08, pages 220-229, 2008.
8. D. Kang. Dynamic data layouts for cache-conscious factorization of DFT. In IPDPS '00, page 693, 2000.
9. R. E. Kessler and M. D. Hill. Page placement algorithms for large real-indexed caches. ACM Trans. Comput. Syst., 10(4), 1992.
10. S. Kim, D. Chandra, and Y. Solihin. Fair cache sharing and partitioning in a chip multiprocessor architecture. In PACT'04, pages 111-122, 2004.
11. R. Knauerhase, P. Brett, B. Hohlt, T. Li, and S. Hahn. Using OS observations to improve performance in multicore systems. IEEE Micro, 28(3):54-66, 2008.
12. M. D. Lam, E. E. Rothberg, and M. E. Wolf. The cache performance and optimizations of blocked algorithms. In ASPLOS '91, pages 63-74, 1991.
13. A. LaMarca and R. E. Ladner. The influence of caches on the performance of sorting. In SODA '97, pages 370-379.
14. R. Lee, X. Ding, F. Chen, Q. Lu, and X. Zhang. MCC-DB: Minimizing cache conflicts in muli-core processors for databases. In VLDB'09.
15. J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan. Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems. In HPCA '08, pages 367-378, Salt Lake City, UT, 2008.
16. J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan. Enabling software multicore cache management with lightweight hardware support. In SC'09, 2009.
17. C. Liu, A. Sivasubramaniam, and M. Kandemir. Organizing the last line of defense before hitting the memory wall for CMPs. In HPCA'04, pages 176-185, 2004.
18. Q. Lu, J. Lin, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan. Soft-OLP: Improving hardware cache performance through softwarecontrolled object-level partitioning. In PACT '09, pages 246-257, 2009.
19. S. K. Moore. Multicore is bad news for supercomputers. pages 213-226, 2008.
20. M. Penner and V. K. Prasanna. Cache-friendly implementations of transitive closure. In PACT '01, page 185, Barcelona, Spain, 2001.
21. M. K. Qureshi and Y. N. Patt. Utility-based cache partitioning: A lowoverhead, high-performance, runtime mechanism to partition shared caches. In MICRO'06, pages 423-432, 2006. (Pubitemid 351337015)
22. A. Snavely, D. M. Tullsen, and G. Voelker. Symbiotic jobscheduling with priorities for a simultaneous multithreading processor. In SIGMETRICS' 02, pages 66-76.
23. L. Soares, D. Tam, and M. Stumm. Reducing the harmful effects of last-level cache polluters with an OS-level, software-only pollute buffer. In MICRO '08, pages 258-269, 2008.
24. G. E. Suh, L. Rudolph, and S. Devadas. Dynamic partitioning of shared cache memory. J. Supercomputing, 28(1), 2002.
25. D. Tam, R. Azimi, L. Soares, and M. Stumm. Managing shared l2 caches on multicore systems in software. In WIOSCA '07, 2007.
26. D. Tam, R. Azimi, and M. Stumm. Thread clustering: Sharing-aware scheduling on SMP-CMP-SMT multiprocessors. In EuroSys'07, pages 47-58, 2007. (Pubitemid 47281574)
27. TOP500.Org. URL http://www.top500.org/lists/2010/06.
28. A. Wakatani and M. Wolfe. A new approach to array redistribution: Strip mining redistribution. In PARLE '94, pages 323-335, 1994.
29. R. C. Whaley and J. Dongarra. Automatically tuned linear algebra software. In SC '98, 1998.
30. M. Wolfe. Iteration space tiling for memory hierarchies. In PP '89, pages 357-361, Philadelphia, PA, 1989.
31. M. Wolfe. More iteration space tiling. In SC '89, pages 655-664, 1989. (Pubitemid 20665965)
32. L. Xiao, X. Zhang, and S. A. Kubricht. Improving memory performance of sorting algorithms. ACM J. Exp. Algorithmics, 5:2000, 2000.
33. K. Yotov, T. Roeder, K. Pingali, J. Gunnels, and F. Gustavson. An experimental comparison of cache-oblivious and cache-conscious programs. In SPAA '07, pages 93-104, 2007. (Pubitemid 47568558)
34. X. Zhang, S. Dwarkadas, and K. Shen. Towards practical page coloring-based multicore cache management. In EuroSys'09, pages 89-102, 2009.
35. S. Zhuravlev, S. Blagodurov, and A. Fedorova. Addressing shared resource contention in multicore processors via scheduling. In ASPLOS '10, pages 129-142, 2010.