SPM management using markov chain based data access prediction

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2008, Pages 565-569

  Yemliha, Taylan ^a   Srikantaiah, Shekhar ^b   Kandemir, Mahmut ^b   Ozturk, Ozean ^c  

^a SYRACUSE UNIVERSITY   (United States)

^b PENNSYLVANIA STATE UNIVERSITY   (United States)

^c BILKENT UNIVERSITY   (Turkey)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PROGRAMS; COMPUTER AIDED DESIGN; EMBEDDED SYSTEMS; FORECASTING; PROGRAM COMPILERS;

ACCESS PATTERNS; COMPILER ANALYSIS; DYNAMIC PREDICTION; MANAGEMENT SCHEME; MANAGEMENT TECHNIQUES; OPTIMIZING COMPILERS; SCALAR VALUES; SCRATCH PAD MEMORY;

MARKOV CHAINS;

EID: 57849143765     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2008.4681632     Document Type: Conference Paper

References (22)

1. I. Issenin et al. "Multiprocessor system-on-chip data reuse analysis for exploring customized memory hierarchies," in DAC, 2006.
2. M. Kandemir et al. "Compiler-directed scratch pad memory hierarchy design and management," in DAC, 2002.
3. M. Kandemir et al. "Dynamic management of scratch-pad memory space," in DAC, 2001.
4. L. Li et al. "Memory coloring: A compiler approach for scratchpad memory management," in PACT, 2005.
5. N. Nguyen et al. "Scratch-pad memory allocation without compiler support for java applications." in CASES, 2007.
6. M. Verma et al. "Data partitioning for maximal scratchpad usage," in ASPDAC, 2003.
7. P. R. Panda et al. "Efficient utilization of scratch-pad memory in embedded processor applications," in EDTC, 1997.
8. R. Banakar et al. "Scratchpad memory: design alternative for cache on-chip memory in embedded systems," in CODES, 2002.
9. B. Egger et al. "Scratchpad memory management for portable systems with a memory management unit," in EMSOFT, 2006.
10. B. Egger et al. "A dynamic code placement technique for scratchpad memory using postpass optimization," in CASES, 2006.
11. I. Puaut et al. "Scratchpad memories vs locked caches in hard real-time systems: a quantitative comparison," in DATE, 2007.
12. O. Golubeva et al. "Architectural leakage-aware management of partitioned scratchpad memories," in DATE, 2007.
13. A. Dominguez et al. "Heap data allocation to scratch-pad memory in embedded systems," JEC, vol. 1. no. 4, 2005.
14. N. Nguyenet al. "Memory allocation for embedded systems with a compile-time-unknown scratch-pad size," in CASES, 2005.
15. M. J. Absar et al. "Compiler-based approach for exploiting scratch-pad in presence of irregular array access," in DATE, 2005.
16. G. Chen et al. "Dynamic scratch-pad memory management for irregular array access patterns," in DATE, 2006.
17. D. Cho et al. "Software controlled memory layout reorganization for irregular array access patterns," in CASES, 2007.
18. I. Issenin et al. "Data reuse driven energy-aware mpsoc co-synthesis of memory and communication architecture for streaming applications," in CODES, 2006.
19. T. C. Mowry et al. "Design and evaluation of a compiler algorithm for prefetching," in ASPLOS-V, 1992.
20. V. Srinivasan et al. "A static filter for reducing prefetch traffic," in CSE-TR-400-99, UMich, 1999.
21. M. W. Hallet al. "Maximizing multiprocessor performance with the SUIF compiler," Computer, vol. 29, no. 12, 1996.
22. T. Austin et al. "Simplescalar: An infrastructure for computer system modeling," Computer, vol. 35, no. 2, 2002.