Low-power adaptive pipelined MPSoCs for multimedia: An H.264 video encoder case study

Proceedings - Design Automation Conference

Volumn , Issue , 2011, Pages 1032-1037

  Javaid, Haris ^a   Shafique, Muhammad ^b   Parameswaran, Sri ^a   Henkel, Jörg ^b  

^a UNIVERSITY OF NEW SOUTH WALES   (Australia)

^b KARLSRUHE INSTITUTE OF TECHNOLOGY   (Germany)

Author keywords

Adaptive MPSoCs; Low Power Design

Indexed keywords

ADAPTIVE MPSOCS; DESIGN TIME; EXECUTION TIME; H.264 VIDEO ENCODER; HIGH THROUGHPUT IMPLEMENTATION; LOW POWER; LOW-POWER DESIGN; MULTIMEDIA APPLICATIONS; POWER-GATING; RUNTIME MONITORING; RUNTIMES; STATISTICAL INFORMATION;

ARCHITECTURE; COMPUTER AIDED DESIGN; COMPUTER ARCHITECTURE; MOTION ESTIMATION;

PIPELINE PROCESSING SYSTEMS;

EID: 80052672706     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (28)

1. S. L. Shee, A. Erdos, and S. Parameswaran, "Heterogeneous multiprocessor implementations for jpeg:: a case study," in CODES+ISSS '06: Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, (New York, NY, USA), pp. 217-222, ACM, 2006.
2. S. Carta, A. Alimonda, A. Pisano, A. Acquaviva, and L. Benini, "A control theoretic approach to energy-efficient pipelined computation in mpsocs," ACMTrans. Embedded Comput. Syst., vol. 6, no. 4, 2007.
3. S. L. Shee and S. Parameswaran, "Design methodology for pipelined heterogeneous multiprocessor system," in DAC '07: Proceedings of the 44th annual conference on Design automation, (New York, NY, USA), pp. 811-816, ACM, 2007.
4. H. Javaid and S. Parameswaran, "A design flow for application specific heterogeneous pipelinedmultiprocessor systems," in DAC '09: Proceedings of the 46th Annual Design Automation Conference, (New York, NY, USA), pp. 250-253, ACM, 2009.
5. Tensilica, "Xtensa Customizable Processor." http://www.tensilica.com.
6. Altera, "Nios Processor." http://www.altera.com.
7. ARC, "ARC 600 and 700 Core Families." http://www.arc.com.
8. "H.264: Advanced video coding for generic audiovisual services." Available at: http://www.itu.int/.
9. "Avs: Audio video coding standard workgroup of china." Available at: http://www.avs.org.cn/en/.
10. "Vc1 technical overview." Available at: http://www.microsoft. com/.
11. "Tensilica." Tensilica Inc. (http://www.tensilica.com).
12. T. Kodaka, K. Kimura, and H. Kasahara, "Multigrain parallel processing for jpeg encoding on a single chip multiprocessor," in IWIA '02: Proceedings of the International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'02), IEEE Computer Society, 2002.
13. S. Banerjee, T. Hamada, P. Chau, and R. Fellman, "Macro pipelining based scheduling on high performance heterogeneous multiprocessor systems," Signal Processing, IEEE Transactions on, vol. 43, no. 6, pp. 1468-1484, 1995.
14. J. Jeon and K. Choi, "Loop pipelining in hardware-software partitioning," in Asia and South Pacific Design Automation Conference, pp. 361-366, 1998.
15. J. DeSouza-Batista and A. Parker, "Optimal synthesis of application specific heterogeneous pipelined multiprocessors," Application Specific Array Processors, 1994. Proceedings., International Conference on, pp. 99-110, 22-24 Aug 1994.
16. S.-R. Kuang, C.-Y. Chen, and R.-Z. Liao, "Partitioning and pipelined scheduling of embedded system using integer linear programming," in ICPADS '05: Proceedings of the 11th International Conference on Parallel and Distributed Systems - Workshops (ICPADS'05), (Washington, DC, USA), pp. 37-41, IEEE Computer Society, 2005.
17. S. Bakshi and D. D. Gajski, "Partitioning and pipelining for performance-constrained hardware/software systems," IEEE Trans. VLSI Syst., vol. 7, no. 4, pp. 419-432, 1999.
18. A. Tumeo, M. Branca, L. Camerini, M. Ceriani, M. Monchiero, G. Palermo, F. Ferrandi, and D. Sciuto, "Prototyping pipelined applications on a heterogeneous fpga multiprocessor virtual platform," in ASP-DAC '09: Proceedings of the 2009 Asia and South Pacific Design Automation Conference, 2009.
19. I. Karkowski and H. Corporaal, "Design of heterogenous multi-processor embedded systems: applying functional pipelining," in PACT '97: Proceedings of the 1997 International Conference on Parallel Architectures and Compilation Techniques, IEEE Computer Society, 1997.
20. A. Alimonda, S. Carta, A. Acquaviva, A. Pisano, and L. Benini, "A feedback-based approach to dvfs in data-flow applications," IEEE Trans. on CAD of Integrated Circuits and Systems, vol. 28, no. 11, pp. 1691-1704, 2009.
21. M. Shafique, L. Bauer, and J. Henkel, "enbudget: A run-time adaptive predictive energy-budgeting scheme for energy-aware motion estimation in h.264/mpeg-4 avc video encoder," in DATE, pp. 1725-1730, 2010.
22. Tensilica, "Flix: Fast relief for performance-hungry embedded applications." http://www.tensilica.com/pdf/FLIX White Paper v2.pdf, 2005.
23. Tensilica, "XPRES Generated Specialized Operations." http://tensilica.com/pdf/XPRES%201205.pdf, 2005.
24. J. Leverich,M.Monchiero, V. Talwar, P. Ranganathan, and C. Kozyrakis, "Power management of datacenter workloads using per-core power gating," Computer Architecture Letters, vol. 8, pp. 48 -51, feb. 2009.
25. T. Tuan, A. Rahman, S. Das, S. Trimberger, and S. Kao, "A 90-nm low-power fpga for battery-powered applications," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 26, pp. 296 -300, feb. 2007.
26. T.-C. Chen, C.-J. Lian, and L.-G. Chen, "Hardware architecture design of an h.264/avc video codec," in Proceedings of the 2006 Asia and South Pacific Design Automation Conference, ASP-DAC '06, IEEE Press, 2006.
27. M. Shafique, L. Bauer, and J. Henkel, "3-tier dynamically adaptive power-aware motion estimator for h.264/avc video encoding," in ISLPED, pp. 147-152, 2008.
28. "H.264 test video sequences." Available at: http://media.xiph.org/video/derf/.