A control theoretic approach to energy-efficient pipelined computation in MPSoCs

Transactions on Embedded Computing Systems

Volumn 6, Issue 4, 2007, Pages

  Carta, Salvatore ^a   Alimonda, Andrea ^a   Pisano, Alessandro ^a   Acquaviva, Andrea ^b   Benini, Luca ^c  

^a UNIVERSITY OF CAGLIARI   (Italy)

^b UNIVERSITY OF URBINO   (Italy)

^c UNIVERSITY OF BOLOGNA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

CONTROL-THEORETIC APPROACH; CYCLE ACCURATE; DYNAMIC VOLTAGE/FREQUENCY SCALING; ENERGY AWARE; ENERGY EFFICIENT; FEEDBACK APPROACH; MULTIPROCESSOR SIMULATION; PIPELINED COMPUTATION; RUNTIMES; SOFT REAL TIME; STEADY-STATE CONDITION; SYSTEM BEHAVIORS; THROUGHPUT GUARANTEES;

ENERGY POLICY; ENERGY UTILIZATION;

MULTIPROCESSING SYSTEMS;

EID: 57649168358     PISSN: 15399087     EISSN: 15583465     Source Type: Journal    
DOI: 10.1145/1274858.1274865     Document Type: Article

References (23)

1. ANDREI, A., SCHMITZ, M., ELES, P., PENG, Z., AND AL-HASHIMI, B. 2004a. Overhead-conscious voltage selection for dynamic and leakage energy reduction of time-constrained systems. In Proc. of Design Automation and Test Conference (DATE). 51.8-528.
2. ANDREI, A., SCHMITZ, M., ELES, P., PENG, Z. AND AL-HASHIMI, B. 2004b. Simultaneous communica-tion and processor voltage scaling for dynamic and leakage energy reduction in time-constrained systems. In Proc. of lnt'l Conference on Computer Aided Design (ICCAD). 326-369.
3. BAHTOLINI, G., FERRARA, A., LEVANT, A., AND USAI, E. 1999. On second order sliding mode controllers. Lecture Notes in Control and Information Sciences, 247. Springer-Verlag, New York. 329-350.
4. BENINI, L., BOGLIOLO, A., AND DE MICHELI, G. 2000. A survey of design techniques for system-level dynamic power management. IEEE Trans, on VLSI Systems 8, 3 (June), 299-316.
5. D. ZHU, R. M. AND CHILDERS, B. 2003. Scheduling with dynamic voltage/speed adjustment using slack reclamation in multi-processor real-time systems. IEEE Trans, on Parallel and Distributed Systems 14, 7 (July), 686-700.
6. FLAUTNER, K. AND MUDGE, T. 2002. Vertigo: Automatic performance-setting for linux. In Proc. of Symposium on Operating System Design and Implementation (OSDI).
7. IEM. Arm intelligent energy manager, www.arm.com/prod.ucts/cpus/cpu-arch- iem.html.
8. IM, C., KIM, H., AND HA, S. 2001. Dynamic voltage scaling technique for low-power multimedia applications using buffers. In Proc of Int' Symposium on Low Power Electronics and. Design (ISLPED). 34-39.
9. IMX21.Freescale semiconductor, www.freescale.com/files/wireless/comm/doc/ brochure/brim21.pdf.
10. KWON, W. AND KIM, T. 2003. Formal online methods for voltage/frequency control in multiple clock domain microprocessors. In Proc. of IEEE Design Automation Conference. 125-130.
11. LEVANT, A. 1993. Sliding order and sliding accuracy in sliding mode control. Int. Journal of Con-trol 58, 1247-1263.
12. Lu, Y., BENINI, L., AND DE MICHELI, G. 2002. Dynamic frequency scaling with buffer insertion for mixed workloads. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems 21, 11 (Nov.), 1284-305.
13. Lu, Z., LACH, J., AND STAN, M. 2003. Reducing multimedia decode power using feedback control. In Proc. of lnt'l Conference on Computer Design (ICCD). 489-496.
14. Lu, Z., HEIN, J., HUMPHREY, M., STAN, M., LACH, J., AND SKADRON, K. 2002. Control theoretic dynamic frequency and voltage scaling for multimedia workloads. In Proc of lnt'l Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES). 156-163.
15. MPARM. Mparm multiprocessor simulation environment, www-micrel.deis. unibo.it/sitonew/ re-search/mparm.html.
16. PAZOS, N., MAXIAGUINE, A., IENNE, P., AND LEBLEBICI, Y. 2004. Parallel modelling paradigm in mul-timedia applications: Mapping and. scheduling onto a multi-processor system-on-chip platform. In Proc. of lnt'l Global Signal Processing Conference.
17. PILLAI, P. AND SHIN, K. 2001. Real-time dynamic voltage scaling for low-power embedded operating systems. In Proc. of the Eighteenth ACM Symposium on Operating Systems Principles. 89-102.
18. POUWELSE, J., LANGENDOEN, K., AND SIPS, H. 2001. Voltage scaling on a low-power microprocessor. In Proc. of Mobile Computing Conference.
19. Qu, G. 2001. What is the limit of energy saving by dynamic voltage scaling? In Proc. of int'l Conference on Computer Aided Design (ICCAD). 560-563.
20. RUGGIERO, M., ACQUAVIVA, A., BEETOZZI, D., AND BENINI, L. 2005. Application-specific power-aware workload allocation for voltage scalable mpsoc platforms. In Proc of Int'l Conference on Computer Design (ICCD). 87-93.
21. VAN DER WOLF, P., LIEVERSE, P., GOEL, M., HEI, D. L., AND VISSERS, K. 1999. An mpeg-2 decoder case study as a driver for a system level design methodology. In Proc. of Int'l Workshop on Hardware /Software Codesign (CODES).
22. Wu, Q., JUANG, P., MARTONOSI, M., AND CLARK, D. W 2004. Formal online methods for voltage/frequency control in multiple clock domain microprocessors. In Proc. of Int'l Conf. Ar-chitectural Support for Programming Languages and Operating Systems (ASPLOS). 248-259.
23. Wu, Q., JUANG, P., MARTONOSI, M., PEH, L. S., AND CLARK, D. W 2005. Formal control techniques for power-performance management. IEEE Micro 25, 5 (Sept.-Oct.), 52-62.