An empirical architecture-centric approach to microarchitectural design space exploration

IEEE Transactions on Computers

Volumn 60, Issue 10, 2011, Pages 1445-1458

  Dubach, Christophe ^a   Jones, Timothy M ^a   O'Boyle, Michael F P ^a  

^a UNIVERSITY OF EDINBURGH   (United Kingdom)

Author keywords

machine learning; Microprocessors and microcomputers; modeling techniques; performance analysis and design aids

Indexed keywords

AVERAGE ERRORS; BENCHMARK SUITES; COEFFICIENT OF CORRELATION; CONFIGURATION SPACE; CORRELATION COEFFICIENT; DESIGN SPACE EXPLORATION; DESIGN SPACES; ENERGY-DELAY; MACHINE-LEARNING; MICRO ARCHITECTURES; MODELING TECHNIQUES; OFF-LINE LEARNING; OFF-LINE TRAINING; PERFORMANCE ANALYSIS AND DESIGN AIDS; PREDICTION ERRORS; PRIOR KNOWLEDGE; SINGLE CONFIGURATION; STATISTICAL SIMULATION;

ARCHITECTURE; COMPUTER ARCHITECTURE; COMPUTER SIMULATION; ELECTRIC LOAD FORECASTING; ENERGY UTILIZATION; FORECASTING; SPACE RESEARCH;

DESIGN;

EID: 80052635395     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.2010.280     Document Type: Article

References (37)

1. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder, "Automatically Characterizing Large Scale Program Behavior," Proc. 10th Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS-X), 2002.
2. R.E. Wunderlich, T.F. Wenisch, B. Falsafi, and J.C. Hoe, "Smarts: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling," Proc. 30th Ann. Int'l Symp. Computer Architecture (ISCA), 2003.
3. T.S. Karkhanis and J.E. Smith, "A First-Order Superscalar Processor Model," Proc. 31st Ann. Int'l Symp. Computer Architecture (ISCA), 2004.
4. D.B. Noonburg and J.P. Shen, "Theoretical Modeling of Superscalar Processor Performance," Proc. 27th Ann. Int'l Symp. Microarchitecture (MICRO), 1994.
5. R.A. Sugumar and S.G. Abraham, "Set-Associative Cache Simulation Using Generalized Binomial Trees," ACM Trans. Computer Systems, vol. 13, no. 1, pp. 32-56, 1995.
6. D. Ofelt and J.L. Hennessy, "Efficient Performance Prediction for Modern Microprocessors," Proc. ACM SIGMETRICS Int'l Conf. Measurement and Modeling of Computer Systems, 2000.
7. E. Ípek, S.A. McKee, R. Caruana, B.R. de Supinski, and M. Schulz, "Efficiently Exploring Architectural Design Spaces via Predictive Modeling," Proc. 12th Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS-XII), 2006.
8. P.J. Joseph, K. Vaswani, and M.J. Thazhuthaveetil, "Construction and Use of Linear Regression Models for Processor Performance Analysis," Proc. 12th Int'l Symp. High-Performance Computer Architecture (HPCA), 2006.
9. B.C. Lee and D.M. Brooks, "Illustrative Design Space Studies with Microarchitectural Regression Models," Proc. IEEE 13th Int'l Symp. High Performance Computer Architecture (HPCA), 2007.
10. B.C. Lee and D.M. Brooks, "Accurate and Efficient Regression Modeling for Microarchitectural Performance and Power Prediction," Proc. 12th Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS-XII), 2006.
11. B.C. Lee, D.M. Brooks, B.R. de Supinski, M. Schulz, K. Singh, and S.A. McKee, "Methods of Inference and Learning for Performance Modeling of Parallel Applications," Proc. 12th ACM SIGPLAN Symp. Principles and Practice of Parallel Programming (PPoPP), 2007.
12. K. Vaswani, M.J. Thazhuthaveetil, Y.N. Srikant, and P.J. Joseph, "Microarchitecture Sensitive Empirical Models for Compiler Optimizations," Proc. Int'l Symp. Code Generation and Optimization (CGO), 2007.
13. "The Standard Performance Evaluation Corporation (SPEC) CPU 2000 Benchmark Suite," http://www.spec.org/cpu2000/, 2011.
14. M.R. Guthaus, J.S. Ringenberg, D. Ernst, T.M. Austin, T. Mudge, and R.B. Brown, "MiBench: A Free, Commercially Representative Embedded Benchmark Suite," Proc. IEEE Int'l Workshop Workload Characterization (WWC-4), 2001.
15. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A Framework for Architectural-Level Power Analysis and Optimizations," Proc. 27th Int'l Symp. Computer Architecture (ISCA), 2000.
16. T. Austin, "The Simplescalar Toolset," http://www.simplescalar. com, 2011.
17. D. Tarjan, S. Thoziyoor, and N.P. Jouppi, "Cacti 4.0," Technical Report HPL-2006-86, HP Laboratories Palo Alto, 2006.
18. C.-H. Hsu, W. chun Feng, and J.S. Archuleta, "Towards Efficient Supercomputing: A Quest for the Right Metric," Proc. First IEEE Workshop High-Performance, Power-Aware Computing (in Conjunction with 19th Int'l Parallel and Distributed Processing Symp. (IPDPS)), 2005.
19. A. Phansalkar, A. Joshi, L. Eeckhout, and L.K. John, "Measuring Program Similarity: Experiments with SPEC CPU Benchmark Suites," Proc. IEEE Int'l Symp. Performance Analysis of Systems and Software (ISPASS), 2005.
20. K. Hoste, A. Phansalkar, L. Eeckhout, A. Georges, L.K. John, and K.D. Bosschere, "Performance Prediction Based on Inherent Program Similarity," Proc. 15th Int'l Conf. Parallel Architectures and Compilation Techniques (PACT), 2006.
21. A. Phansalkar, A. Joshi, and L.K. John, "Subsetting the SPEC CPU2006 Benchmark Suite," ACM SIGARCH Computer Architecture News, vol. 35, no. 1, pp.69-76, Mar. 2007.
22. A. Joshi, A. Phansalkar, L. Eeckhout, and L. John, "Measuring Benchmark Similarity Using Inherent Program Characteristics," IEEE Trans. Computers, vol. 55, no. 6, pp. 769-782, June 2006.
23. C. Bishop, Neural Networks for Pattern Recognition. Oxford Univ. Press, 2005.
24. P.J. Joseph, K. Vaswani, and M.J. Thazhuthaveetil, "A Predictve Performance Model for Superscalar Processors," Proc. 39th Ann. IEEE/ACM Int'l Symp. Microarchitecture (MICRO-39), 2006.
25. R.H. Saavedra and A.J. Smith, "Analysis of Benchmark Characteristics and Benchmark Performance Prediction," ACM Trans. Computer Systems, vol. 14, no. 4, pp. 344-384, 1996.
26. L. Eeckhout, H. Vandierendonck, and K.D. Bosschere, "Workload Design: Selecting Representative Program-Input Pairs," Proc. Int'l Conf. Parallel Architectures and Compilation Techniques (PACT), 2002.
27. S. Bird, A. Phansalkar, L.K. John, A. Mericas, and R. Indukuru, "Performance Characterization of SPEC CPU Benchmarks on Intel's Core Microarchitecture Based Processor," Proc. SPEC Benchmark Workshop, 2007.
28. L. Eeckhout, R.H. Bell Jr., B. Stougie, K.D. Bosschere, and L.K. John, "Control Flow Modeling in Statistical Simulation for Accurate and Efficient Processor Design Studies," Proc. 31st Ann. Int'l Symp. Computer Architecture (ISCA), 2004.
29. M. Oskin, F.T. Chong, and M. Farrens, "HLS: Combining Statistical and Symbolic Simulation to Guide Microprocessor Designs," Proc. 27th Int'l Symp. Computer Architecture (ISCA), 2000.
30. R. Rao, M. Oskin, and F.T. Chong, "Hlspower: Hybrid Statistical Modeling of the Superscalar Power-Performance Design Space," Proc. Int'l Conf. High Performance Computing (HiPC), 2002.
31. S. Eyerman, L. Eeckhout, and K.D. Bosschere, "Efficient Design Space Exploration of High Performance Embedded Out-of-Order Processors," Proc. Design, Automation and Test in Europe (DATE), 2006.
32. E. Ípek, B.R. de Supinski, M. Schulz, and S.A. McKee, "An Approach to Performance Prediction for Parallel Applications," Proc. Int'l Euro-Par Conf., 2005.
33. S. Khan, P. Xekalakis, J. Cavazos, and M. Cintra, "Using Predictive Modeling for Cross-Program Design Space Exploration in Multicore Systems," Proc. 16th Int'l Conf. Parallel Architectures and Compilation Techniques (PACT), 2007.
34. J. Cavazos, C. Dubach, F. Agakov, E. Bonilla, M.F.P. O'Boyle, G. Fursin, and O. Temam, "Automatic Performance Model Construction for the Fast Software Exploration of New Hardware Designs," Proc. Int'l Conf. Compilers, Architecture and Synthesis for Embedded Systems (CASES), 2006.
35. C. Dubach, T. Jones, and M. O'Boyle, "Microarchitectural Design Space Exploration Using an Architecture-Centric Approach," Proc. 40th Ann. IEEE/ACM Int'l Symp. Microarchitecture (MICRO-40), 2007.
36. "The Edinburgh Compute and Data Facility (ECDF)," http:// www.ecdf.ed.ac.uk, 2011.
37. "The eDIKT Initiative," http://www.edikt.org, 2011.