Survey of dynamically reconfigurable network-on-chip

Proceedings - 2011 International Conference on Future Computer Sciences and Application, ICFCSA 2011

Volumn , Issue , 2011, Pages 200-203

  Gu, Haiyun ^a  

^a SHANGHAI MARITIME UNIVERSITY   (China)

Author keywords

Dynamic reconfiguration; Network on chip; Xilinx FPGA

Indexed keywords

COMMUNICATION INFRASTRUCTURE; COMPUTING PLATFORM; DYNAMIC RE-CONFIGURATION; HARDWARE ARCHITECTURE; NETWORK ON CHIP; RE-CONFIGURABLE; XILINX FPGA;

COMPUTER APPLICATIONS; COMPUTER SCIENCE; DYNAMIC MODELS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); NETWORK ARCHITECTURE; SERVERS; SURVEYS; VLSI CIRCUITS;

PROGRAMMABLE LOGIC CONTROLLERS;

EID: 80052169204     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICFCSA.2011.52     Document Type: Conference Paper

References (10)

1. Ludovic Devaux, Sana Ben Sassi, etc. Flexible Interconnection Network for Dynamically and Partially Reconfigurable Architectures. International Journal of Reconfigurable Computing, Vol 2010.
2. Xilinx, "Difference-Based Partial Reconfiguration, Application Note XAPP290," 2007.
3. C. Bobda, A. Ahmadinia, M. Majer, J. Teich, S. Fekete, and J.van der Veen, "DyNoC: a dynamic infrastructure for communicationin dynamically reconfigurable devices," in Proceedings of the International Conference on Field Programmable Logicand Applications (FPL '05), vol. 2005, pp. 153-158, Tampere, Finland, August 2005. (Pubitemid 44183426)
4. T. Pionteck, R. Koch, and C. Albrecht, "Applying partial reconfiguration to networks-on-chips," in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '06), pp. 155-160, Madrid, Spain, August 2006.
5. S. Jovanovic, C. Tanougast, etc. "CuNoC: A dynamic scalable communication structure for dynamically reconfigurable FPGAs", Microprocessors and Microsystems, 33 (2009), pp.24-36.
6. Mario Raffo, Jonas Gomes Filho, etc. "A PLACEMENT TOOL FOR A NOC-BASED DYNAMICALLY RECONFIGURABLE SYSTEM", SPL 2010, pp. 47-52.
7. Jochen Strunk, Toni Volkmer, etc. "An on Chip Network inside a FPGA for Run-Time Reconfigurable Low Latency Grid Communication", 2009 12th Euromicro Conference on Digital System Design / Architectures, Methods and Tools. pp. 639-546.
8. Radu Marculescu, Umit Y. Ogras, etc. "Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives", IEEE TRANSACTIONS ON CAD OF IC AND SYSTEMS, vol. 28, NO.1, JAN 2009.
9. T. Marescaux, J-Y. Mignolet, etc. "Networks on Chip as Hardware Components of an OS for Reconfigurable Systems", Field-Programmable Logic and Applications Lecture Notes in Computer Science, 2003, Volume 2778/2003, pp.595-605.
10. R. Dafali, J-Ph. Diguet and M. Sevaux, "Key Research Issues for Reconfigurable Network-on-Chip", 2008 International Conference on Reconfigurable Computing and FPGAs, pp. 181-186.