A placement tool for a NoC-based dynamically reconfigurable system

6th Southern Programmable Logic Conference, SPL 2010 - Proceedings

Volumn , Issue , 2010, Pages 47-52

  Raffo, Mario ^a   Filho, Jonas Gomes ^a   Strum, Marius ^a   Chau, Wang Jiang ^a  

^a UNIVERSITY OF SÃO PAULO   (Brazil)

Author keywords

[No Author keywords available]

Indexed keywords

ASSOCIATED TOOL; DESIGN INFORMATION; DESIGN METHODOLOGY; DYNAMICALLY RECONFIGURABLE SYSTEMS; NETWORK ON CHIP; PARTIAL RECONFIGURATION; PLACEMENT ALGORITHM; PLACEMENT TOOLS; PROGRAMMABLE GATE; RE-CONFIGURABLE; STRUCTURED COMMUNICATION;

EMBEDDED SYSTEMS; VLSI CIRCUITS;

STRUCTURAL DESIGN;

EID: 77954450667     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SPL.2010.5483005     Document Type: Conference Paper

References (14)

1. J. Eldredge and B. Hutchings, "Run time reconfiguration: A method for enhancing the functional density of sram based fpgas," The Journal of VLSI Signal Processing, vol. 12, no. 1, pp. 67-86, Jan. 1996.
2. M. Huebner, T. Becker, and J. Becker, "Real time lut-based network topologies for dynamic and partial fpga self-reconfiguration," 17th Symposium on Integrated Circuits and Systems Design.
3. H. Walder and M. Platzner, "A runtime environment for reconfigurable hardware operating systems," 14th International Conference on Field Programmable Logic and Applications (FPL).
4. C. Bobda, M. Majer, D. Koch, A. Ahmadinia, and J. Teich, "A dynamic noc approach for communication in reconfigurable devices," 14th International Conference on Field Programmable Logic and Applications (FPL).
5. T. Pionteck, R. Koch, and C. Albrecht, "Applying partial reconfiguration to networks on chips," 16th International Conference on Field Programmable Logic and Applications (FPL).
6. S. Jovanovic, C. Tanougast, C. Bobda, and S. Weber, "Cunoc: A dynamic scalable communication structure for dynamically reconfigurable fpgas," Microprocessors and Microsystems, vol. 33, no. 1, pp. 24 - 36, Aug. 2009.
7. J. Teich, S. Fekete, and J. Schepers, "Optimization of dynamic hardware reconfigurations," The Journal of Supercomputing, vol. 19, no. 1, pp. 57 - 75, May 2001. (Pubitemid 32471696)
8. A. Ahmadinia, C. Bobda, M. Bednara, and J. Teich, "A new approach for on-line placement on reconfigurable devices," Proceedings. 18th International Parallel and Distributed Processing Symposium, 2004. (Pubitemid 39210561)
9. A. Ahmadinia, C. Bobda, S. Fekete, J. Teich, and J. van der Veen, "Optimal free-space management and routing-conscious dynamic placement for reconfigurable devices," IEEE Transactions on Computers, vol. 56, no. 5, pp. 673 - 680, May 2007. (Pubitemid 46566210)
10. J. Tabero, J. Septien, H. Mecha, and D. Mozos, "A low fragmentation heuristic for task placement in 2d rtr hw management," 14th International Conference on Field Programmable Logic and Applications (FPL).
11. Xilinx, "Early access partial reconfiguration user guide. ug208."
12. F. Moraes, N. Calazans, A. Mello, L. Mller, and L. Ost, "Hermes: an infrastructure for low area overhead packet-switching networks on chip," Integration, the VLSI Journal, vol. 38, no. 1, pp. 69 - 93, 2004.
13. C. Bobda, Introduction to Reconfigurable Computing: Architectures, algorithms and applications, 1st ed. Dordrecht: Springer, 2007.
14. M. Raffo, M. Strum, and J. C. Wang, "A simulation methodology for a noc-based dynamically reconfigurable system," Proceedings. 16th Workshop Iberchip, 2010.