-
1
-
-
0022920181
-
The Torus Routing Chip
-
W.J. Dally and C.L. Seitz, "The Torus Routing Chip," J. Distributed Computing, vol. 1, no. 3, pp. 187-196, 1986.
-
(1986)
J. Distributed Computing
, vol.1
, Issue.3
, pp. 187-196
-
-
Dally, W.J.1
Seitz, C.L.2
-
2
-
-
0018518295
-
Virtual Cut-Through: A New Computer Communication Switching Technique
-
Sept.
-
P. Kermani and L. Kleinrock, "Virtual Cut-Through: A New Computer Communication Switching Technique," Computer Networks, vol. 3, pp. 267-286, Sept. 1979.
-
(1979)
Computer Networks
, vol.3
, pp. 267-286
-
-
Kermani, P.1
Kleinrock, L.2
-
4
-
-
0026825968
-
Virtual-Channel Flow Control
-
Mar.
-
W. Dally, "Virtual-Channel Flow Control," IEEE Trans. Parallel and Distributed Systems, vol. 3, no. 3, pp. 194-205, Mar. 1992.
-
(1992)
IEEE Trans. Parallel and Distributed Systems
, vol.3
, Issue.3
, pp. 194-205
-
-
Dally, W.1
-
5
-
-
0028595525
-
SPIDER: Flexible and Efficient Communication Support for Point-to-Point Distributed Systems
-
June
-
J. Dolter, S. Daniel, A. Mehra, J. Rexford, W. Feng, and K. Shin, "SPIDER: Flexible and Efficient Communication Support for Point-to-Point Distributed Systems," Proc. Int'l Conf. Distributed Computing Systems, pp. 574-580, June 1994.
-
(1994)
Proc. Int'l Conf. Distributed Computing Systems
, pp. 574-580
-
-
Dolter, J.1
Daniel, S.2
Mehra, A.3
Rexford, J.4
Feng, W.5
Shin, K.6
-
6
-
-
0029473780
-
A Programmable Routing Controller for Flexible Communications in Point-to-Point Networks
-
Oct.
-
S. Daniel, J. Rexford, J. Dolter, and K. Shin, "A Programmable Routing Controller for Flexible Communications in Point-to-Point Networks," Proc. Int'l Conf. Computer Design, pp. 320-325, Oct. 1995.
-
(1995)
Proc. Int'l Conf. Computer Design
, pp. 320-325
-
-
Daniel, S.1
Rexford, J.2
Dolter, J.3
Shin, K.4
-
8
-
-
0026854499
-
The Message-Driven Processor: A Multicomputer Processing Node with Efficient Mechanisms
-
Apr.
-
W.J. Dally, J.A.S. Fiske, J.S. Keen, R.A. Lethin, M.D. Noakes, P.R. Nuth, R.E. Davison, and G.A. Fyler, "The Message-Driven Processor: A Multicomputer Processing Node with Efficient Mechanisms," IEEE Micro, pp. 23-39, Apr. 1992.
-
(1992)
IEEE Micro
, pp. 23-39
-
-
Dally, W.J.1
Fiske, J.A.S.2
Keen, J.S.3
Lethin, R.A.4
Noakes, M.D.5
Nuth, P.R.6
Davison, R.E.7
Fyler, G.A.8
-
9
-
-
33747072750
-
Hnet: A High Performance Network Evaluation Testbed
-
Supercomputing Research Center, Inst. for Defense Analyses, Dec.
-
D. Smitley, F. Hady, and D. Burns, "Hnet: A High Performance Network Evaluation Testbed," Technical Report SRC-TR-91-049, Supercomputing Research Center, Inst. for Defense Analyses, Dec. 1991.
-
(1991)
Technical Report SRC-TR-91-049
-
-
Smitley, D.1
Hady, F.2
Burns, D.3
-
10
-
-
0027962151
-
Architecture and Implementation of Vulcan
-
Apr.
-
C.B. Stunkel, D.G. Shea, B. Abali, M.M. Denneau, P.H. Hochschild, D.J. Joseph, B.J. Nathanson, M. Tsao, and P.R. Varker,. "Architecture and Implementation of Vulcan," Proc. Int'l Parallel Processing Symp., pp. 268-274, Apr. 1994.
-
(1994)
Proc. Int'l Parallel Processing Symp.
, pp. 268-274
-
-
Stunkel, C.B.1
Shea, D.G.2
Abali, B.3
Denneau, M.M.4
Hochschild, P.H.5
Joseph, D.J.6
Nathanson, B.J.7
Tsao, M.8
Varker, P.R.9
-
11
-
-
0043159144
-
Mayfly: A General-Purpose, Scalable, Parallel Processing Architecture
-
May
-
A.L. Davis, "Mayfly: A General-Purpose, Scalable, Parallel Processing Architecture," Lisp and Symbolic Computation, vol. 5, pp. 7-47, May 1992.
-
(1992)
Lisp and Symbolic Computation
, vol.5
, pp. 7-47
-
-
Davis, A.L.1
-
12
-
-
33747043208
-
The Chaos Router Chip: Design and Implementation of an Adaptive Router
-
Sept.
-
K. Bolding, S.-C. Cheun, S.-E. Choi, C. Ebeling, S. Hassoun, T.A. Ngo, and R. Wille, "The Chaos Router Chip: Design and Implementation of an Adaptive Router," Proc. VLSI, Sept. 1993.
-
(1993)
Proc. VLSI
-
-
Bolding, K.1
Cheun, S.-C.2
Choi, S.-E.3
Ebeling, C.4
Hassoun, S.5
Ngo, T.A.6
Wille, R.7
-
14
-
-
0022862873
-
An Architecture and Interconnection Scheme for Time-Sliced Buses in Real-Time Processing
-
A. Kovaleski, S. Ratheal, and F. Lombardi, "An Architecture and Interconnection Scheme for Time-Sliced Buses in Real-Time Processing," Proc. Real-Time Systems Symp., pp. 20-27, 1986.
-
(1986)
Proc. Real-Time Systems Symp.
, pp. 20-27
-
-
Kovaleski, A.1
Ratheal, S.2
Lombardi, F.3
-
15
-
-
33747072485
-
-
ban-0.1m-1/93/0 17490a ed. Sunnyvale, Calif.: Advanced Micro Devices
-
Am79168/Am79169 TAXI™-275 Technical Manual, ban-0.1m-1/93/0 17490a ed. Sunnyvale, Calif.: Advanced Micro Devices.
-
Am79168/Am79169 TAXI™-275 Technical Manual
-
-
-
16
-
-
0029221844
-
PP-MESS-SIM: A Simulator for Evaluating Multicomputer Interconnection Networks
-
Apr.
-
J. Rexford, J. Dolter, W. Feng, and K.G. Shin, "PP-MESS-SIM: A Simulator for Evaluating Multicomputer Interconnection Networks," Proc. Simulation Symp., pp. 84-93, Apr. 1995.
-
(1995)
Proc. Simulation Symp.
, pp. 84-93
-
-
Rexford, J.1
Dolter, J.2
Feng, W.3
Shin, K.G.4
-
17
-
-
0023346637
-
Deadlock-Free Message Routing in Multiprocessor Interconnection Networks
-
May
-
W.J. Dally and C.L. Seitz, "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks," IEEE Trans. Computers, vol. 36, no. 5, pp. 547-553, May 1987.
-
(1987)
IEEE Trans. Computers
, vol.36
, Issue.5
, pp. 547-553
-
-
Dally, W.J.1
Seitz, C.L.2
-
18
-
-
0003271373
-
A Cost and Speed Model for k-Ary n-Cube Wormhole Routers
-
Aug.
-
A.A. Chien, "A Cost and Speed Model for k-Ary n-Cube Wormhole Routers," Proc. Hot Interconnects, Aug. 1993.
-
(1993)
Proc. Hot Interconnects
-
-
Chien, A.A.1
-
19
-
-
0011443593
-
Hardware Support for Controlled Interaction of Guaranteed and Best-Effort Communication
-
Apr.
-
J. Rexford, J. Dolter, and K.G. Shin, "Hardware Support for Controlled Interaction of Guaranteed and Best-Effort Communication," Proc. Workshop Parallel and Distributed Real-Time Systems, pp. 188-193, Apr. 1994.
-
(1994)
Proc. Workshop Parallel and Distributed Real-Time Systems
, pp. 188-193
-
-
Rexford, J.1
Dolter, J.2
Shin, K.G.3
|