FPGA implementation of the multilayer neural network for the speed estimation of the two-mass drive system

IEEE Transactions on Industrial Informatics

Volumn 7, Issue 3, 2011, Pages 436-445

  Orlowska Kowalska, Teresa ^a   Kaminski, Marcin ^a  

^a WROCLAW UNIVERSITY OF TECHNOLOGY   (Poland)

Author keywords

Drive system; elastic joint; field programmable gate array (FPGA); neural networks (NNs); state variable estimation

Indexed keywords

CLOSED-LOOP CONTROL; DRIVE SYSTEMS; ELASTIC COUPLING; ELASTIC JOINT; ELASTIC JOINTS; EXPERIMENTAL TEST; FPGA IMPLEMENTATIONS; HARDWARE PLATFORM; HIGH QUALITY; HIGHER-LEVEL PROGRAMMING LANGUAGES; INERTIA MOMENT; LABVIEW SOFTWARE; LEVENBERG-MARQUARDT ALGORITHM; MACHINE SPEED; MATRIX; OFFLINE; PRACTICAL REALIZATIONS; RE-CONFIGURABLE; SPECIAL ALGORITHMS; SPEED ESTIMATION; STATE ESTIMATORS; STATE VARIABLES;

ALGORITHMS; C (PROGRAMMING LANGUAGE); COMPUTER PROGRAMMING LANGUAGES; COUPLINGS; ESTIMATION; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); LOGIC GATES; MULTILAYERS; RECONFIGURABLE HARDWARE;

MULTILAYER NEURAL NETWORKS;

EID: 80051791714     PISSN: 15513203     EISSN: None     Source Type: Journal    
DOI: 10.1109/TII.2011.2158843     Document Type: Article

References (39)

1. B. M. Wilamowski, "Neural network architectures and learning algorithms: Hownot to be frustrated with neural networks," IEEE Ind. Electron. Mag., vol. 3, no. 4, pp. 56-63, Dec. 2009.
2. J. Liu and D. Liang, "A survey of FPGA-based hardware implementation of ANNs," in Proc. Int. Conf. Neural Networks and Brain ICNN&B'05, 2005, vol. 2, pp. 915-918.
3. N. Sulaiman, Z. A. Obaid, M. H. Marhaban, and M. N. Hamidon, "Design and implementation of FPGA-based systems-A review," Aust. J. Basic Appl. Sci., vol. 4, no. 3, pp. 3575-3596, 2009.
4. E. Monmasson, L. Idkhajine, M. N. Cirstea, I. Bahri, A. Tisan, and M. W. Naouar, "FPGAs in industrial control applications," IEEE Trans. Ind. Informat., vol. 7, no. 2, pp. 224-244, May 2011.
5. A. Malinowski and H. Yu, "Comparison of embedded system design for industrial applications," IEEE Trans. Ind. Informat., vol. 7, no. 2, pp. 244-254, May 2011.
6. M. Xiaobin, J. Lianwen, S. Dongsheng, and Y. Junxun, "A mixed parallel neural networks computing unit implemented in FPGA," in Proc. Int. Conf. Neural Networks Signal Process., 2003, vol. 1, pp. 324-327.
7. A. R. Omondi and J. C. Rajapakse, FPGA Implementations of Neural Networks. New York: Springer-Verlag, 2006.
8. G.-H. Lee, S.-S. Kim, and S. Jung, "Hardware implementation of a RBF neural network controller with a DSP 2812 and an FPGA for controlling nonlinear systems," in Proc. Int. Conf. Smart Manuf. Appl. ICSMA'08, 2008, pp. 167-171.
9. C. J. Lin and H. M. Tsai, "FPGA implementation of a wavelet neural network with particle swarm optimization learning," Math. Comput. Modelling, vol. 47, no. 9-10, pp. 982-996, 2008.
10. J. Lázaro, J. Arias, A. Astarloa, U. Bidarte, and A. Zuloaga, "Hardware architecture for a general regression neural network coprocessor," Neurocomputing, vol. 71, no. 1-3, pp. 78-87, 2007.
11. P. Ferreira, P. Ribeiro, A. Antunes, and F. M. Dias, "A high bit resolution FPGA implementation of a FNN with a new algorithm for the activation function," Neurocomputing, no. 71, pp. 71-77, 2007.
12. J. G. Eldredge and B. L. Hutchings, "RRANN: A hardware implementation of the backpropagation algorithm using reconfigurable FPGAs," in Proc. IEEE World Congr. Comput. Intell., 1994, vol. 4, pp. 2097-2102.
13. A. Pérez-Uribe and E. Sanchez, "FPGA implementation of an adaptable-size neural network," in Proc. Int. Conf. Artif. Neural Networks, 1996, pp. 383-388.
14. M. Atencia, H. Boumeridja, G. Joya, F. Garcia-Lagos, and F. Sandowal, "FPGA implementation of a systems identifiaction module based upon Hopfield networks," Neurocomputing, no. 70, pp. 2828-2835, 2007.
15. A. Dinu, M. N. Cirstea, and S. E. Cirstea, "Direct neural-network hardware-implementation algorithm," IEEE Trans. Ind. Electron., vol. 57, no. 5, pp. 1845-1848, May 2010.
16. A. Gomperts, A. Ukil, and F. Zurfluh, "Development and implementation of parameterized FPGA-based general purpose neural networks for online applications," IEEE Trans. Ind. Informat., vol. 7, no. 1, pp. 78-89, Feb. 2011.
17. B. Al-Naami, J. Chebil, B. Trabsheh, and H. Mgdob, "Developing custom signal processing algorithm with LabView FPGA and CompactRIO to detect the aortic stenosis disease," Comput. Cardiology, vol. 33, pp. 193-196, 2006.
18. C. Dase, J. S. Falcon, and B. MacCleery, "Motorcycle control prototyping using an FPGA-based embedded control system," IEEE Control Syst. Mag., vol. 26, no. 5, pp. 17-21, 2006.
19. O. Postolache, J. M. D. Pereira, and P. S. Girao, "Real-time sensing channel modelling based on an FPGA and real-time controller," in Proc. IEEE Instrum. Meas. Technol. Conf., IMTC'06, 2006, pp. 557-562.
20. M. Kaminski and T. Orlowska-Kowalska, "FPGA realization of the neural speed estimator for the drive system with elastic coupling," in Proc. 35th Annu. Conf. IEEE Ind. Electron. Soc., IECON'09, Porto, Portugal, 2009.
21. B. K. Bose, "Neural network applications in power electronics and motor drives-An introduction and perspective," IEEE Trans. Ind. Electron., vol. 54, no. 1, pp. 14-33, Feb. 2007.
22. B. Beliczynski and L. Grzesiak, "Induction motor speed estimation: Neural versus phenomenological model approach," Neurocomputing, vol. 65, no. 1-4, pp. 17-36, 2002.
23. M. P. Kazmierkowski and T. Orlowska-Kowalska, "NN state estimation and control in converter-fed induction motor drives," in Soft Computing in Industrial Electronics", J. Ovaska and L. M. Sztandera, Eds. New York: Physica-Verlag, Springer, 2002, vol. 110, Studies in Fuziness and Soft Computing, ch. 2, pp. 45-94.
24. L. M. Grzesiak and M. P. Kazmierkowski, "Improving flux and speed estimators for sensorless AC drives," IEEE Ind. Electron. Mag., vol. 1, no. 3, pp. 8-19, 2011.
25. T. Orlowska-Kowalska and K. Szabat, "Neural-network application for mechanical variables estimation of a two-mass drive system," IEEE Trans. Ind. Electron., vol. 54, no. 3, pp. 1352-1364, Jun. 2007.
26. T. Orlowska-Kowalska and M. Kaminski, "Application of the OBD method for optimization of neural state variable estimators of the two-mass drive system," Neurocomputing, vol. 72, no. 13-15, pp. 3034-3045, 2009.
27. T. Orlowska-Kowalska and M. Kaminski, "Effectiveness of sensitivitybased methods in optimization of neural state estimators of the drive system with elastic coupling," IEEE Trans. Ind. Electron., vol. 56, no. 10, pp. 4043-4051, Oct. 2009.
28. K. Szabat and T. Orlowska-Kowalska, "Vibration suppression in two-mass drive system using PI speed controller and additional feedbacks-Comparative study," IEEE Trans. Ind. Electron., vol. 54, no. 2, pp. 1193-1206, Apr. 2007.
29. K. Szabat, T. Orlowska-Kowalska, and K. Dyrcz, "Extended Kalman filters in the control structure of two-mass drive system," Bulletin of the Polish Academy of Sciences-Technical Sciences, vol. 54, no. 3, pp. 315-325, 2006.
30. M. P. Kazmierkowski and H. Tunia, Automatic Control of Converter-Fed Drives. London, U.K.: Elsevier Science & Technology, 1994.
31. A. Hace, K. Jezernik, and A. Sabanovic, "Improved design of VSS controller for a linear belt-driven servomechanism," IEEE/ASME Trans. Mechatronics, vol. 10, no. 4, pp. 385-390, 2005.
32. T. Orlowska-Kowalska and K. Szabat, "Damping of torsional vibrations in two-mass system using adaptive sliding neuro-fuzzy approach," IEEE Trans. Ind. Informat., vol. 4, no. 1, pp. 47-57, Feb. 2008.
33. C. M. Bishop, Neural Networks for Pattern Recognition. Oxford, U.K.: Oxford Univ. Press, 1995.
34. B. M. Wilamowski and H. Yu, "Neural network learning without backpropagation," IEEE Trans. Neural Networks, vol. 21, no. 11, pp. 1793-1803, Nov. 2010.
35. B. M. Wilamowski and H. Yu, "Improved computation for levenberg Marquardt training," IEEE Trans. Neural Networks, vol. 21, no. 6, pp. 930-937, Jun. 2010.
36. C. T. Kowalski and J. Lis, "Parallel fixed point FPGA implementation of sensorless induction motor torque control," in Proc. 13th Int. Conf. EPE-PEMC'2008, Poznan, Poland, 2008, on CD-ROM.
37. V. Havel and K. Vlcek, "Computation of a nonlinear squashing function in digital neural networks," in Proc. 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, DDECS, 2008, pp. 1-4.
38. N. J. Cotton and B. M. Wilamowski, "Compensation of nonlinearities using neural networks implemented on inexpensive microcontrollers," IEEE Trans. Ind. Electron., vol. 58, no. 3, pp. 733-740, Mar. 2011.
39. W. Sun, M. J.Wirthlin, and S. Neuendorffer, "FPGA pipeline synthesis design exploration using module selection and resource sharing," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 26, no. 2, pp. 254-265, Feb. 2007.