State assignment for sequential circuits using multi-objective genetic algorithm

IET Computers and Digital Techniques

Volumn 5, Issue 4, 2011, Pages 296-305

  Al Jassani, B A ^a   Urquhart, N ^a   Almaini, A E A ^a  

^a EDINBURGH NAPIER UNIVERSITY   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

COMPONENT COUNT; MULTI-OBJECTIVE GENETIC ALGORITHM; PARETO RANKING; SWITCHING ACTIVITIES;

GENETIC ALGORITHMS; MULTIOBJECTIVE OPTIMIZATION; PERSONAL COMPUTERS; SEQUENTIAL CIRCUITS; STATE ASSIGNMENT;

ELECTRIC NETWORK ANALYSIS;

EID: 79960285397     PISSN: 17518601     EISSN: None     Source Type: Journal    
DOI: 10.1049/iet-cdt.2010.0045     Document Type: Article

References (27)

1. Hartmanis, J., and Stearns, R.E.: 'Algebraic structure theory of sequential machines', (Prentice-Hall, Inc., Englewood Cliffs, NJ 1966)
2. Ali, B., Almaini, A.E.A., and Kalganova, T.: 'Evolutionary algorithms and their use in the design of sequential logic circuits', Genet. Program. Evol. Mach., 2004, 5, p. 11-2910.1023/B:GENP.0000017009.11392.e2 1389-2576
3. Almaini, A.E.A., Miller, J.F., Thomson, P., and Billina, S.: 'State assignment of finite state machines using a genetic algorithm', IEE Proc. Comput. Digit, Tech., 1995, 142, (4), p. 279-28610.1049/ip-cdt:19951885 1350-2387
4. Yinshui, X., Almaini, A.E.A., and Xunwei, W.: 'Power optimization of finite state machines based on genetic algorithm', J. Electron., 2003, 20, (3), p. 194-2010258-798X
5. Chattopadhyay, S.: 'Area conscious state assignment with flip flop and output polarity selection for finite state machine synthesis genetic algorithm approach', Comput. J., 2005, 48, (4), p. 443-45010.1093/comjnl/bxh099
6. Olson, E.P.: 'Optimal state assignment of sequential circuits using a genetic local search with flexible cost functions', 1995, Phd, Urbana-Champaign, University of Illinois
7. Shiue, W.-T.: 'Novel state minimization and state assignment in finite state machine design for low power portable devices', Integr. VLSI J., 2005, 38, p. 549-5700167-9260
8. Chow, S., Ho, Y., Hwang, T., and Liu, C.: 'Low power realization of finite state machines - a decomposition approach', ACM Trans. Des. Autom. Electron. Syst., 1996, 1, (3), p. 315-3401084-4309
9. Rho, J.-K., Hachtel, G., Somenzi, F., and Jacoby, R.: 'Exact and Heuristic algorithms for the minimization of incompletely specified state machines', IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1994, 13, (2), p. 167-1770278-0070
10. Jóźwiak, L., and Ślusarczyk, A.: 'General decomposition of incompletely specified sequential machines with multi-state behaviour realization', J. Syst. Archit., 50, p. 445-4921383-7621
11. Gören, S., and Ferguson, F.J.: 'On state reduction of incompletely specified finite state machines', Comput. Electr. Eng., 2007, 33, p. 58-69
12. Xia, Y., Ye, X., Wang, L., Tao, W., and Almaini, A.E.A.: 'A uniform framework of low power FSM partition approach', IEEE Int. Conf. on Commun., Circuits and Systems, China 2006, p. 2642-2646
13. Cho, S., and Park, S.: 'A new synthesis technique of sequential circuits for low power and testing', Curr. Appl. Phys., 2004, 1, p. 83-8610.1016/j.cap.2003.09.017
14. Aly, W.M.: 'Solving the state assignment problem using stochastic search aided with simulated annealing', Am. J. Eng. Appl. Sci., 2009, 2, (4), p. 710-714
15. Almaini, A.E.A.: 'Sequential machine implementations using universal logic modules', IEEE Trans. Comput., 1978, C-27, (10), p. 951-9600018-9340
16. Tsui, C., Pedram, M., Chen, C., and Despain, A.M.: 'Low power state assignment targeting two and multi-level logic implementations', ICCAD, 1994, p. 82-87
17. Benini, L., and Micheli De, G.: 'State assignment for low power dissipation', IEEE Custom. Integr. Circuits Conf., 1994, 30, (3), p. 136-139
18. Dolotta, T.A., and McCluskey, E.J.: 'The coding of inernal states of sequential circuits', IEEE Trans. Electron. Comput., 1964, EC13, p. 549-562
19. Goldberg, D.E.: 'Genetic algorithms in search, optimisation, and machine learning', (Addison Wesley 2003)
20. Michalewicz, Z., and Fogel, D.B.: 'How to solve it: modern heuristics', 2nd(Springer, Berlin 2004)
21. Chattopadhyay, S., and Reddy, P.N.: 'Finite state machine state assignment targeting low power consumption', IEE Proc. Comput. Dig. Technol., 2003, 151, (1), p. 61-70
22. Deb, K., Pratap, A., Agarwal, S., and Meyarivan, T.: 'A fast and elitist multi-objective genetic algorithm: NSGA-II', IEEE Trans. Evol. Comput., 2002, 6, (2), p. pp. 182-19710.1109/4235.996017 1089-778X
23. Abdullah, K., David, W.C., and Smith, A.E.: 'Multi-objective optimization using genetic algorithms: a tutorial', Reliability Engineering and System Safety 91, 2006, p. 992-1007
24. Michalewicz, Z.: 'Genetic algorithms+data structures=evolutionary programs', (Springer, Berlin/London 1996)
25. http://sontrak.com/download_esp.aspx, Sontrak, Technical software, accessed March 2010
26. Villa, T., and Sangiovanni-Vincentelli, A.: 'NOVA: state assignment of finite state machine for optimal two-level logic implementation', IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1990, 9, (9), p. 905-9240278-0070
27. Hong, S.K., Park, I.C., Hwang, S.H., and Kyung, C.M.: 'State assignment in finite state machines for minimal switching power consumption', IEE Electron. Lett., 1994, 30, (8), p. 627-62910.1049/el:19940422