Area conscious state assignment with flip-flop and output polarity selection for finite state machine synthesis - A genetic algorithm approach

Computer Journal

Volumn 48, Issue 4, 2005, Pages 443-450

  Chattopadhyay, Santanu ^a  

^a INDIAN INSTITUTE OF TECHNOLOGY   (India)

Author keywords

[No Author keywords available]

Indexed keywords

COMBINATORIAL CIRCUITS; FLIP FLOP CIRCUITS; GENETIC ALGORITHMS; LOGIC DESIGN; OPTIMIZATION; STATE ASSIGNMENT;

FINITE STATE MACHINE; FLIP FLOP POLARITY SELECTION; OUTPUT POLARITY SELECTION;

FINITE AUTOMATA;

EID: 25844455183     PISSN: 00104620     EISSN: None     Source Type: Journal    
DOI: 10.1093/comjnl/bxh099     Document Type: Article

References (16)

1. Villa, T., Kam, T., Brayton, R. and Sangiovanni-Vincentelli, A. (1997) Synthesis of FSMs: Logic Optimization. Kluwer Academic Publishers.
2. Micheli, G. D., Vincentelli, A. S. and Villa, T. (1983) Computer-aided synthesis of PLA-based finite state machines. In Proc. ICCAD, Santa Clara, CA, September, pp. 154-157.
3. Micheli, G. D., Brayton, R. K. and Vincentelli, A. S. (1985) Optimal state assignment for finite state machines. IEEE Trans. CAD, 4, 269-284.
4. Micheli, G. D. (1986) Symbolic design of combinational and sequential logic circuits implemented by two-level logic macros. IEEE Trans. CAD, 5, 597-616.
5. Villa, T. and Vincentelli, A. S. (1990) NOVA: State assignment of finite state machines for optimal two-level logic implementation. IEEE Trans. CAD, 9, 905-924.
6. Villa, T., Saldanha, A., Brayton, R. K. and Sangiovanni-Vincentelli, A. (1997) Symbolic two-level minimization. IEEE Trans. CAD, 16, 692-708.
7. Chattopadhyay, S. and Chaudhuri, P. P. (1998) State assignment and flipflop selection for finite state machine synthesis - An Integrated Approach Based on Genetic Algorithm. In Proc. Asia Pacific Conference on Hardware Description Languages, Seoul, Korea, July 8-10.
8. Katz, R. (1993) Contemporary Logic Design. Addison Wesley Publishing Company.
9. Almaini, A., Miller, J., Thompson, P. and Billina, S. (1995) State assignment of finite state machines using a henetic algorithm. IEE P. - Comput. Dig. T., 142, 279-286.
10. Xia, Y. and Almaini, A. (2002) Genetic algorithm based state assignment for power and area optimization. IEE P. - Comput. Dig. T., 149, 128-133.
11. Chattopadhyay, S. (2001) Low power state assignment and flipflop selection for finite state machine synthesis - a genetic algorithmic approach. IEE P. - Comput. Dig. T, 148, 147-151.
12. Chattopadhyay, S., Kumar, A. and Tewari, N. (1998) Area conscious state assignment and flipflop polarity selection for finite state machine synthesis - a genetic algorithm approach. Proc. CODEC 2004, Kolkata, India, January 1-3.
13. Chattopadhyay, S., Kumar, A. and Tewari, N. (2004) Flipflop (D/T) and polarity selection for finite state machine synthesis with area overhead constraint - a genetic algorithm approach. International Conference on Recent Trends and New Directions of Research in Cybernatics and Systems Theory, Guwahati, India, January.
14. Chattopadhyay, S. and Reddy, P. (2004) Finite state machine state assignment targeting low power consumption. IEE P. - Comput. Dig. T., 151, 61-70.
15. Holland, J. H. (1975) Adaptation in Natural and Artificial Systems. University of Michigan Press, Ann Arbor, MI.
16. Sentovich, E., Singh, K., Lavagno, L., Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P., Brayton, R. and Sangiovanni-Vincentalli, A. (1992) SIS: A system for sequential circuit synthesis. Technical Report M92/41. Electronics Research Laboratory, College of Engineering, University of California, Berkeley, CA.