A uniform framework of low power FSM partition approach

2006 International Conference on Communications, Circuits and Systems, ICCCAS, Proceedings

Volumn 4, Issue , 2006, Pages 2642-2647

  Xia, Y ^a   Ye, X ^a   Wang, L ^a   Tao, W ^a   Almaini, A ^b  

^a NINGBO UNIVERSITY   (China)

^b EDINBURGH NAPIER UNIVERSITY   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; COST FUNCTIONS; ENERGY DISSIPATION; FINITE AUTOMATA; MATHEMATICAL MODELS; OPTIMAL CONTROL SYSTEMS;

FINITE STATE MACHINE (FSM) PARTITIONING; NEAR OPTIMAL PARTITION;

GENETIC ALGORITHMS;

EID: 39749091098     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCCAS.2006.285215     Document Type: Conference Paper

References (10)

1. A. Dasgupta and S. Ganguly, "Divide & Conquer: A strategy for Synthesis of Low Power Finite State Machines",In Proc. IEEE International Conference on Computer Design VLSI in Computer and Processors, Austin, USA, pp. 740-745, Oct. 10-12, 1997.
2. S. H. Chow, Y. C. Ho, and T. Hwang, "Low Power Realization of Finite State Machines - A Decomposition Approach", ACM Trans. On Design Automation of System, Vol. 1, pp. 315-340, 1996.
3. J. C. Monteriro and A. L. Oliverira, "Finite State Machine Decomposition For Low Power", in Proceeding of
4. Design Automation Conf., San Francisco, USA, pp. 758-763, June 15-19 1998.
5. C. Woodford, "Solving linear and nonlinear equations", UK: Ellis Horwood, 1992
6. L. Benini, G. D. Micheli and F. Vermeulen, "Finite-State Machine Partitioning For Low Power", In Proc. IEEE International Symposium on Circuits and Systems, Monterey, USA, Vol. 2, pp. 5-8, May 3 l-.Iune 3, 1998,
7. Y. Xia and A.E.A. Almaini, "Genetic algoritlun based state assignment for power and area optimization", IEE Proc. -Comput. Digit. Tech., Vol. 149, pp. 28-133, 2002.
8. C. Cao and B. Oelmann, "Mixed synchronous/asynchronous state memory for low power FSM design" in Proc. of the Euromicro Sytems on Digital Systems Design Rennes, France, pp. 363-370, Aug. 31-Sept. 3, 2004."
9. E. Sentovich, K. Singh,et al., "SIS: system for sequential circuit synthesis", Tech. Rep. M92/41, Electronic Research laboratorv, College of Engineering, University of Califomia,Berkeley 1992.
10. G. Venkataraman, S. Reddy, I. Pomeranz, "GALLOP: genetic algorithm based low power FSM synthesis by simultaneous partitioning and state assignmenf'.in Proc. Of 16th International Conf. On VLSI Design, New Delhi, India, pp, 533-538, Jan. 4-8, 2003.