Finite state machine state assignment targeting low power consumption

IEE Proceedings: Computers and Digital Techniques

Volumn 151, Issue 1, 2004, Pages 61-70

  Chattopadhyay, S ^a   Reddy, P N ^a  

^a INDIAN INSTITUTE OF TECHNOLOGY GUWAHATI   (India)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTATIONAL COMPLEXITY; COMPUTER SIMULATION; ELECTRIC POWER UTILIZATION; FINITE AUTOMATA; GENETIC ALGORITHMS; OPTIMIZATION; PROBABILITY; PROBLEM SOLVING; WIRELESS TELECOMMUNICATION SYSTEMS;

FINITE STATE MACHINES (FSM); HAMMING DISTANCES; POWER CONSUMPTION;

VLSI CIRCUITS;

EID: 1542791521     PISSN: 13502387     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cdt:20030980     Document Type: Conference Paper

References (17)

1. Liu, D., and Svensson, C.: 'Power Estimation in CMOS VLSI Chips', IEEE J. Solid-State Circuits, 1994, 29, (6), pp. 663-670
2. Benini, L., DeMicbeli, G., and Vermeulen, F.: 'Finite state machine partitioning for low power'. Proc. IEEE Int. Symp. on Circuits and systems, June 1998, vol. 2, pp. 5-9
3. Benini, L., and DeMicheli, G.: 'State Assignment for Low Power Dissipation', IEEE J. Solid-State Circuits, 1994, 29, (3), pp. 32-40
4. Tsui, C.Y., Pedram, M., Chen, C.A., and Despain, A.M.: 'Low power state assignment targeting two- and multi-level logic implementations'. Proc. Int. Conf. on Computer-Aided Design (ICCAD), 1994, pp. 82-87
5. Surti, P., Chao, L.F., and Tyagi, A.: 'Low power FSM design using Huffman-style encoding'. Proc. IEEE European Design and Test Conf. (EDTC), Paris, France, March 1997, pp. 521-525
6. Kernighan, B.W., and Lin, S.: 'An Efficient Heuristic Procedure for Partitioning Graphs', Bell Syst. Tech. J., 1970, pp. 291-307
7. Vamshi, V., Tyagi, A., and Suresh, R.: 'Re-encoding for low power state assignment of FSMs'. Presented at ISLPED, April 1995
8. Roy, K., and Prasad, S.: 'SYCLOP: Synthesis of CMOS Logic for Low Power Applications'. Proc. Int. Conf. on Computer Design (ICCD), 1992, pp. 464-467
9. Villa, T., and Sangiovanni-Vincentelli, A.: 'NOVA: State Assignment of finite state machines for optimal two-level logic implementations'. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1990, 9, pp. 905-924
10. Noeth, W., and Kolla, R.: 'Spanning Tree-based State Encoding for Low Power Dissipation'. Presented at the Design Automation and Test in Europe Conf., Germany, 9-12 March 1999
11. Koegst, M., Franke, G., and Feske, K.: 'State assignment for FSM low power design'. Proc. Design Automation Conf., 1996, pp. 28-33
12. Chattopadhyay, S.: 'Low power state assignment and flipflop selection for finite state machine synthesis - a Genetic Algorithm Approach', IEE Proc., Comput. Digit. Tech., 2001, 148, (4/5), pp. 147-151
13. Xia, Y., and Almaini, A.E.A.: 'Genetic algorithm based state assignment for power and area optimisation', IEE Proc., Comput. Digit. Tech., 2002, 149, (4), pp. 128-133
14. Sentovich, E.M., Singh, K.J., Lavagno, L., Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P.R., Brayton, R.K., and Sangiovanni-Vincentelli, A.: 'SIS: A system for sequential circuit synthesis'. Technical Report UCB/ERL M92/41, U.C. Berkeley, Berkeley, CA, May 1992
15. Holland, J.H.: 'Adaptation in natural and artificial systems' (University of Michigan press, Ann Arbor MI, 1975)
16. Cox, D.R., and Miller, H.D.: 'The Theory of Stochastic Processes' (Chapman Hall, 1965)
17. Lin, B., and Newton, A.R.: 'Synthesis of multi-level logic from symbolic high-level description languages'. Proc. Int. Conf. on Very Large Scale Integration, Aug 1989, pp. 187-196