Low power realization of finite state machines - A decomposition approach

ACM Transactions on Design Automation of Electronic Systems

Volumn 1, Issue 3, 1996, Pages 315-340

  Chow, Sue Hong ^a   Ho, Yi Cheng ^a   Hwang, Tingting ^a   Liu, C L ^b  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

^b UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

Decomposition of finite state machines; Lower power design; State assignment

Indexed keywords

EID: 2942586356     PISSN: 10844309     EISSN: None     Source Type: Journal    
DOI: 10.1145/234860.234862     Document Type: Article

References (17)

1. ALIDINA, M., MONTEIRO, J., DEVADAS, S., GHOSH, A., AND PAPAEFTHYMIOU, M. 1994. Precomputation-based sequential logic optimization for low power. In Proceedings of ICCAD-94, 74-81.
2. BENINI, L. AND DE MICHELI, G. 1995a. State assignment for low power dissipation. IEEE J. Solid State Circuits 30, 3 (March), 258-268.
3. BENINI, L. AND DE MICHELI, G. 1995b. Transformation and synthesis of FSMs for low-power gated-clock implementation. In Proceedings of the International Symposium on Low Power Design, 21-26.
4. CHANDRAKASAN, A. P., SHENG, S., AND BRODERSEN, R. W. 1992. Low-power CMOS digital design. IEEE J. Solid-State Circuits 27, 4 (April), 473-484.
5. DEVADAS, S., MA, H., AND NEWTON, R. 1991. MUSTANG: State assignment of finite state machines targeting multilevel logic implementations. IEEE Trans. CAD (Dec.), 1290-1300.
6. DRESIG, F., LANCHES, P., RETTIG, O., AND BAITINGER, U. G. 1993. Simulation and reduction of CMOS power dissipation at logic level. In Proceedings of the EDAC'93 EURO-ASIC (Feb.), 341-346.
7. HACHTEL, G., HERMIDA, M., PARDO, A., PONCINO, M., AND SOMENZI, F. 1994. Re-encoding sequential circuits to reduce power dissipation. In Proceedings of ICCAD'94, 70-73.
8. HAGEN, L. AND KAHNG, A. B. 1992. A new approach to effective circuit clustering. In Proceedings of ICCAD (Nov.), 422-427.
9. LIN, B. AND DE MAN, H. 1993. Low-power driven technology mapping under timing constraints. In Proceedings of ICCD'93 (Oct.), 421-427.
10. LIN, B. AND NEWTON, A. R. 1989. Synthesis of multiple level logic from symbolic high-level description language. In Proceedings of the IFIP International Conference on VLSI, 187-196.
11. PAPOULIS, A. 1984. Probability, Random Variables and Stochastic Processes. McGraw Hill, New York.
12. PRASAD, S. C. AND ROY, K. 1993. Circuit activity driven multilevel logic optimization for low power reliable operation. In Proceedings of the EDAC'93 EURO-ASIC (Feb.), 368-372.
13. ROY, K. AND PRASAD, S. C. 1992. SYCLOP: Synthesis of CMOS logic for low power applications. In Proceedings of the ICCD, 464-467.
14. SENTOVICH, E., SINGH, K., MOON, C., SAVOJ, H., BRAYTON, R., AND SANGIOVANNI-VINCENTELLI, A. 1992. Sequential circuit design using synthesis and optimization. In Proceedings of ICCD'92 (Oct.), 328-333.
15. TIWARI, V., ASHAR, P., AND MALIK, S. 1993. Technology mapping for low power. In Proceedings of the 30th Design Automation Conference (June), 74-79.
16. TSUI, C. Y., PEDRAM, M., AND DESPAIN, A. M. 1993. Technology decomposition and mapping targeting low power dissipation. In Proceedings of the 30th Design Automation Conference (June), 68-73.
17. WU, S.-S. 1996. State assignment for low power and high speed. M.S. thesis, Dept. of Computer Science, Tsing Hua University, Taiwan.