An FPGA-based space-time coded telemetry receiver

National Aerospace and Electronics Conference, Proceedings of the IEEE

Volumn , Issue , 2008, Pages 250-256

  Lavin, Christopher ^a   Nelson, Brent ^a   Palmer, Joseph ^a   Rice, Michael ^a  

^a Department of Electrical and Computer Engineering   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AERONAUTICAL TELEMETRY; CLOCK SPEED; CODED SIGNAL; DATA DROPOUT; FPGA FABRIC; HIGH-LEVEL DESIGN; MULTIPLE TRANSMIT ANTENNAS; PRODUCTIVITY IMPROVEMENTS; RECEIVER COMPLEXITY; TRANSMIT DATA; XILINX SYSTEM GENERATOR;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA); TELEMETERING EQUIPMENT;

SIGNAL RECEIVERS;

EID: 66749179865     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NAECON.2008.4806555     Document Type: Conference Paper

References (9)

1. S. Alamouti, "A simple transmit diversity technique for wireless communications," Selected Areas in Communications, IEEE Journal on, vol. 16, no. 8, pp. 1451-1458, Oct 1998.
2. M. Jensen, M. Rice, and A. Anderson, "Aeronautical telemetry using multiple-antenna transmitters," IEEE Transactions on Aerospace and Electronic Systems, vol. 43, no. 1, pp. 262-272, 2007.
3. T. Hill, "An enhanced, constant envelope, interoperable shaped offset QPSK (SOQPSK) waveform for improved spectral efficiency," in Proceedings of the International Telemetering Conference, October 2000, pp. 127-136.
4. J. Palmer and B. Nelson, "A Parallel FFT Architecture for FPGAs," in Proceedings of the 14th International Conference on Field Programmable Logic and Applications (FPL'2004), August 2004, pp. 948-953.
5. J. A. Nelder and R. Mead, "A simplex method for function minimization," Computer Journal, vol. 7, pp. 308-313, 1965.
6. A. Viterbi, "Error bounds for convolutional codes and an asymptotically optimum decoding algorithm," Information Theory, IEEE Transactions on, vol. 13, no. 2, pp. 260-269, Apr 1967.
7. P. G. Gulak and T. Kailath, "Locally connected VLSI architectures for the Viterbi algorithm," IEEE Journal on Selected Areas in Communications, vol. 6, no. 3, pp. 527-537, April 1988.
8. Y.-N. Chang, H. Suzuki, and K. K. Parhi, "A 2-Mb/s 256-state 10-mW rate-1/3 Viterbi decoder," IEEE J. Solid-State Circuits, vol. 35, no. 6, pp. 826-834, June 2000.
9. J. Chase, B. Nelson, J. Bodily, Z. Wei, and D. J. Lee, "Real-time optical flow calculations on FPGA and GPU architectures: a comparison study," in Field-Programmable Custom Computing Machines, 2008. FCCM 2008. 16th Annual IEEE Symposium on, April 2008.