MLP aware heterogeneous memory system

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2011, Pages 956-961

  Phadke, Sujay ^a   Narayanasamy, Satish ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CYCLE-ACCURATE SIMULATION; HETEROGENEOUS MEMORY; KEY PARAMETERS; MAIN MEMORY; MEMORY ACCESS; MEMORY MODULES; MEMORY REQUIREMENTS; MEMORY SYSTEMS; MULTI-CORE SYSTEMS; OPERATING SYSTEMS; SYSTEM'S PERFORMANCE; THREE PARAMETERS;

DESIGN;

ENERGY EFFICIENCY;

EID: 79957551382     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (22)

1. AMD Fusion™ Family of APUs: Enabling a Superior, Immersive PC Experience. http://sites.amd.com/us/Documents/48423B-fusion-whitepaper-WEB.pdd.
2. DDR3 SDRAM Part Catalog. http://www.micron.com/partscatalog. html?categoryPath=products/parametric/dram/ddr3-sdram.
3. External Memory Interface Handbook Volume 3. http://www.altera.com/ literature/hb/external-memory/emi-ddr3up-ug.pdf.
4. Low-power versus standard ddr sdram. http://download.micron.com/pdf/ technotes/DDR/tn4615.pdf.
5. The micron system-power calculator. http://www.micron.com/support/ dram/power-calc.html.
6. Reduced latency dram (rldram). http://www.micron.com/products/ ProductDetails.html?product=products/dram/MT49H16M16FM-33.
7. SPEC CPU2006. http://www.spec.org/cpu2006.
8. N. L. Binkert, R. G. Dreslinski, L. R. Hsu, K. T. Lim, A. G. Saidi, and S. K. Reinhardt. The m5 simulator: Modeling networked systems. IEEE Micro, 26(4):52-60, 2006. (Pubitemid 46504889)
9. R. Das, O. Mutlu, T. Moscibroda, and C. R. Das. Application-aware prioritization mechanisms for on-chip networks. In MICRO, pages 280-291, 2009.
10. A. Glew. MLP yes! ILP no! In Wild and Crazy Idea Session, ASPLOS, 1998.
11. B. Jacob, S. Ng, and D. Wang. Memory systems: Cache, dram, disk. In Elsevier, 2008.
12. T. Kgil, D. Roberts, and T. Mudge. Improving nand flash based disk caches. In Proceedings of the 35th International Symposium on Computer Architecture, pages 327-338, 2008.
13. R. Kumar, K. I. Farkas, N. P. Jouppi, P. Ranganathan, and D. M. Tullsen. Single-isa heterogeneous multi-core architectures: The potential for processor power reduction. In MICRO, pages 81-92, 2003.
14. A. R. Lebeck, X. Fan, H. Zeng, and C. Ellis. Power aware page allocation. In Ninth Int'l Conf. on Arch. Support for Programming Languages and Operating Systems, pages 105-116, 2000.
15. B. C. Lee, E. Ipek, O. Mutlu, and D. Burger. Architecting phase change memory as a scalable dram alternative. In Proceedings of the 36th International Symposium on Computer Architecture, 2009.
16. O. Mutlu, H. Kim, and Y. N. Patt. Efficient runahead execution: Power-efficient memory latency tolerance. IEEE Micro, 26(1):10-20, 2006. (Pubitemid 43380032)
17. A. Nair and L. John. Simulation points for spec cpu 2006. In Proceedings of the 26th International Conference on Computer Design, ICCD, pages 397-403, 2008.
18. M. K. Qureshi, V. Srinivasan, and J. A. Rivers. Scalable high performance main memory system using phase-change memory technology. In ISCA, pages 24-33, 2009.
19. A. N. Udipi, N. Muralimanohar, N. Chatterjee, R. Balasubramonian, A. Davis, and N. P. Jouppi. Rethinking dram design and organization for energy-constrained multi-cores. In ISCA '10, pages 175-186, 2010.
20. D. Wang, B. Ganesh, N. Tuaycharoen, K. Baynes, A. Jaleel, and B. Jacob. Dramsim: A memory-system simulator. SIGARCH Computer Architecture News, 33(4):100-107, 2005.
21. H. Zheng, J. Lin, Z. Zhang, E. Gorbatov, H. David, and Z. Zhu. Mini-rank: Adaptive dram architecture for improving memory power efficiency. In Proceedings of the 2008 41st IEEE/ACM International Symposium on Microarchitecture, pages 210-221, 2008.
22. H. Zheng, J. Lin, Z. Zhang, and Z. Zhu. Decoupled dimm: Building high-bandwidth memory system using low-speed dram devices. In Int'l Symp. on Computer Arch., June 2009.