Calvin: Deterministic or not? Free will to choose

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2011, Pages 333-344

  Hower, Derek R ^a   Dudnik, Polina ^a   Hill, Mark D ^a   Wood, David A ^a  

^a University of Wisconsin   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AT-SPEED; COHERENCE PROTOCOL; CONVENTIONAL SYSTEMS; DETERMINISTIC EXECUTION; FREE WILL; MEMORY CONSISTENCY MODELS; MEMORY OPERATIONS; NON-DETERMINISM; NON-DETERMINISTIC MODES; PARALLEL PROGRAM; POWER-AWARE PROCESSOR; SEQUENTIAL CONSISTENCY; SHARED MEMORY MODEL; SHARED MEMORY SYSTEM; TOTAL STORE ORDER;

FLOCCULATION; PARALLEL ARCHITECTURES;

MEMORY ARCHITECTURE;

EID: 79955896214     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2011.5749741     Document Type: Conference Paper

References (43)

1. Mantevo Project. https://software.sandia.gov/mantevo/.
2. Allen, M.D., Sridharan, S., and Sohi, G.S. Serialization sets: a dynamic dependence-based parallel execution model. Proceedings of the 14th ACM SIGPLAN symposium on Principles and practice of parallel programming, ACM (2009), 85-96.
3. Ananian, C.S. et al. Unbounded Transactional Memory. The 11th International Symposium on High-Performance Computer Architecutre (HPCA), (2005).
4. Beckmann, C.J. and Polychronopoulos, C.D. Fast barrier synchronization hardware. Proceedings of the 1990 ACM/IEEE conference on Supercomputing, IEEE Computer Society Press (1990), 180-189.
5. Bergan, T. et al. CoreDet: a compiler and runtime system for deterministic multithreaded execution. Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, ACM (2010), 53-64.
6. Bienia, C. et al. The PARSEC benchmark suite: characterization and architectural implications. Proceedings of the 17th international conference on Parallel architectures and compilation techniques, ACM (2008), 72-81.
7. Bocchino Jr, R.L. et al. A type and effect system for deterministic parallel Java. ACM SIGPLAN Notices 44, 10 (2009), 97-116.
8. Bocchino, R.L. et al. Parallel Programming Must Be Deterministic by Default. HotPar-1: First USENIX Workshop on Hot Topics in Parallelism, (2009).
9. Bressoud, T.C. and Schneider, F.B. Hypervisor-based Fault Tolerance. SOSP '95: Proceedings of the fifteenth ACM symposium on Operating Systems Principles, (1995).
10. Culler, D.E. and Singh, J. Parallel Computer Architecture: A Hardware/Software Approach. Morgan Kaufmann Publishers, Inc., 1999.
11. Devietti, J. et al. DMP: Determinisitc Shared Memory Multiprocessing. ASPLOS '09: Proceeding of the 14th international conference on Architectural support for programming languages and operating systems, (2009), 85-96.
12. Dubois, M. et al. Delayed consistency and its effects on the miss rate of parallel programs. Proceedings of the 1991 ACM/IEEE conference on Supercomputing, ACM (1991), 197-206.
13. Dunlap, G.W. et al. ReVirt: Enabling Intrusion Analysis through Virtual-Machine Logging and Replay. OSDI '02: Proceedings of the 5th symposium on Operating systems design and implementation, (2002), 211-224.
14. Dunlap, G.W. et al. Execution Replay on Multiprocessor Virtual Machines. International Conference on Virtual Execution Environments (VEE), (2008).
15. Edwards, S.A., Vasudevan, N., and Tardieu, O. Programming Shared Memory Multiprocessors with Deterministic Message-Passing Concurrency: Compiling SHIM to Pthreads. Proc. of the Conference on Design, Automation, and Test in Europe, (2008), 1498-1503.
16. Frigo, M. Multithreaded programming in Cilk. Proceedings of the 2007 international workshop on Parallel symbolic computation, ACM (2007), 13-14. (Pubitemid 350229464)
17. Hammond, L. et al. The Stanford Hydra CMP. IEEEMICRO 20, 2 (2000), 71-84.
18. Hangal, S. et al. TSOtool: A Program for Verifying Memory Systems Using the Memory Consistency Model..
19. Hill, M.D. and Xu, M. Racey: A Stress Test for Deterministic Execution..
20. Hower, D.R. and Hill, M.D. Rerun: Exploiting Episodes for Lightweight Race Recording. ISCA '08: Proceedings of the 35th International Symposium on Computer Architecture, (2008), 265-276.
21. Kongetira, P., Aingaran, K., and Olukotun, K. Niagara: A 32-Way Multithreaded Sparc Processor. IEEEMICRO 25, 2 (2005), 21-29. (Pubitemid 40784326)
22. Krewell, K. UltraSPARC IV Mirrors Predecessor. MICROREPORT, (2003), 1-3.
23. Lebeck, A.R. and Wood, D.A. Dynamic Self-Invalidation: Reducing Coherence Overhead in Shared-Memory Multiprocessors. Proceedings of the 22nd annual international symposium on Computer architecture, (1995), 48-59.
24. Martin, M.M.K. et al. Multifacet's General Execution-driven Multiprocessor Simulator (GEMS) Toolset. Computer Architecture News, (2005), 92-99.
25. Mihocka, D. and Swartsman, S. Virtualization without direct execution - designing a portable VM. The 1st Workshop on Architectural and Microarchitecrual Support for Binary Translation, (2008).
26. Moir, M. Hybrid Transactional Memory. 2006.
27. Montesinos, P., Ceze, L., and Torrellas, J. DeLorean: Recording and Deterministically Replaying Shared-Memory Multiprocessor Execution Efficiently..
28. Montesinos, P. et al. Capo: A Software-Hardware Interface for Practical Determinisitic Multiprocessor Replay. ASPLOS '09: Proceeding of the 14th international conference on Architectural support for programming languages and operating systems, (2009), 73-84.
29. Moore, K.E. et al. LogTM: Log-Based Transactional Memory. Twelfth IEEE Symposium on High-Performance Computer Architecture, (2006), 258-269. (Pubitemid 44418396)
30. Narayanasamy, S., Pereira, C., and Calder, B. Recording Shared Memory Dependencies Using Strata. Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, (2006), 229-240.
31. Narayanasamy, S., Pokam, G., and Calder, B. BugNet: Continuously Recording Program Execution for Deterministic Replay Debugging. Proceedings of the 32nd annual international symposium on Computer Architecture, (2005), 284-295. (Pubitemid 41543448)
32. Olszewski, M., Ansel, J., and Amarasinghe, S. Kendo: Efficient Deterministic Multithreading in Software. Proceeding of the 14th international conference on Architectural support for programming languages and operating systems, (2009).
33. Prvulovic, M. CORD: Cost-effective (and nearly overhead-free) Order Recording and Data race detection. .
34. Prvulovic, M. and Torrellas, J. ReEnact: Using Thread-Level Speculation Mechanisms to Debug Data Races in Multithreaded Codes. Proceedings of the 30th Annual International Symposium on Computer Architecture, (2003), 110-121.
35. Rajwar, R., Herlihy, M., and Lai, K. Virtualizing Transactional Memory. Proceedings of the 32nd annual international symposium on Computer Architecture, (2005).
36. Rajwar, R., Kägi, A., and Goodman, J.R. Improving the Throughput of Synchronization by Insertion of Delays. Proc. of the 6th International Symposium on High-Performance Computer Architecture (HPCA), (2000), 168-179. (Pubitemid 34197758)
37. Reinhardt, S.K. et al. The Wisconsin Wind Tunnel: Virtual Prototyping of Parallel Computers. Proceedings of the 1993 ACM SIGMETRICS conference on Measurement and modeling of computer systems, (1993), 48-60.
38. RTI. The Economic Impacts of Inadequate Infrastructure for Software Testing. 2002.
39. Seiler, L. et al. Larrabee. ACM Transactions on Graphics 27, 3 (2008), 1.
40. Weaver, D.L. and Germond, T., eds. SPARC Architecture Manual (Version 9). PTR Prentice Hall, 1994.
41. Xu, M., Bodik, R., and Hill, M.D. A Regulated Transitive Reduction (RTR) for Longer Memory Race Recording. 49-60.
42. Xu, M., Bodik, R., and Hill, M.D. A "Flight Data Recorder" for Enabling Full-system Multiprocessor Deterministic Replay. Proceedings of the 30th annual international symposium on Computer architecture, (2003), 122-133.
43. Yu, J. and Narayanasamy, S. A case for an interleaving constrained shared-memory multi-processor. SIGARCH Comput. Archit. News 37, 3 (2009), 325-336.