Extended histories: Improving regularity and performance in correlation prefetchers

HiPEAC'11 - Proceedings of the 6th International Conference on High Performance and Embedded Architectures and Compilers

Volumn , Issue , 2011, Pages 67-76

  Manikantan, R ^a   Govindarajan, R ^a   Rajan, Kaushik ^b  

^a INDIAN INSTITUTE OF SCIENCE   (India)

^b MICROSOFT RESEARCH   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE SCHEME; DESIGN POINTS; DESIGN SPACES; EMPIRICAL EVALUATIONS; EMPIRICAL FINDINGS; ENTROPY MEASUREMENT; METRIC ENTROPY; PERFORMANCE GAIN; PREFETCHES; RUNTIMES; TRAFFIC REQUIREMENTS; TRIGGER POINTS;

ENTROPY; HYDRAULICS; INFORMATION THEORY; PROGRAM COMPILERS;

DESIGN;

EID: 79952939189     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1944862.1944875     Document Type: Conference Paper

References (21)

1. A. Basu, N. Kirman, M. Kirman, M. Chaudhuri, J.F. Martinez, Scavenger: A New Last Level Cache Architecture With Global Block Priority. In Proc. of Int. Symp. on Microarchitecture-40, MICRO 2007.
2. J. Baer and T. Chen, An effective on-chip preloading scheme to reduce data access penalty.In Proc. of Supercomputing'91, 1991.
3. B. Bloom, Space/Time Trade-offs in Hash Coding with Allowable Errors, In Communications of the ACM, July 1970.
4. R.Desikan, D.C. Burger, S.W. Keckler and T. Austin, Sim-alpha: a Validated, Execution-Driven Alpha 21264 Simulator. The University of Texas at Austin, Department of Computer Sciences. Technical Report TR-01-23, 2001.
5. M. Dimitrov and H. Zhou, Combining Local and Global History for High Performance Data Prefetching. In 1st JILP Data Prefetching Championship, DPC-1.
6. J.W.C. Fu and J.H. Patel, Stride directed prefetching in scalar processors. In proceeding of Int. Symp. on Microarchitecture-25, 1992.
7. Y. Ishii, M. Inaba and K. Hiraki, Access Map Pattern Matching Prefetch: Optimization Friendly Method. In 1st JILP Data Prefetching Championship, DPC-1.
8. D. Joseph and D. Grunwald, Prefetching Using Markov Predictors.In IEEE Transactions on Computer Systems, 1999.
9. N.P. Jouppi. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In Proc. of Intl. Symp. on Computer Architecture, ISCA 1990.
10. W.F. Lin, S.K. Reinhardt, D. Burger and T.R. Puzak, Filtering superfluous prefetches using density vectors.In Proc. of ICCD, 2001.
11. K.J. Nesbit, A.S. Dhodapkar and J.E. Smith, AC/DC: An adaptive data cache prefetcher.In Proc. of PACT, 2004.
12. K.J. Nesbit and J.E. Smith, Data Cache Prefetching Using a Global History Buffer.In Proc. of Int. Symp. on High Performance Computer Architecture-10, 2004.
13. M.K. Qureshi, D.N. Lynch, O. Mutlu, Y.N. Patt, A Case for MLP-Aware Cache Replacement.In Proc. of Int. Symp. Computer Architecture-33, 2006.
14. B.M. Rogers, A. Krisha, G.B. Bell, K. Vu, X. Jiang and Y. Solihin, Scaling the bandwidth wall: challenges in and avenues for CMP scaling. In Proc. of Int. Symp. Computer Architecture, ISCA 2009.
15. C.E. Shannon, A Mathematical Theory of Communication, Bell System Technical Journal, vol. 27, pp. 379-423, 623-656, July, October, 1948.
16. T. Sherwood, E. Perelman, G. Hamerly and B. Calder, Automatically Characterizing Large Scale Program Behaviour. In Proc. of ASPLOS-X, 2002.
17. T. Sherwood, S. Sair and B. Calder, Predictor-Directed Stream Buffers.In Proc. of Int. Symp. on Microarchitecture-33, 2000.
18. S. Srinath, O. Mutlu, H. Kim, Y.N. Patt, Feedback Directed Prefetching: Improving the Performance and Bandwidth-Efficiency of Hardware Prefetchers.In Proc. of Int. Symp. on High Performance Computer Architecture-13, 2007.
19. V. Srinivasan, G.S. Tyson and E.S. Davidson, A static filter for reducing prefetch traffic.CSE-TR-400-99, University of Michigan Technical Report, 1999.
20. Z. Wang, D. Burger, K. McKinley, S. Reinhardt and C. Weems, Guided Region Prefetching: A Cooperative Hardware/Software Approach.In Proc. of Int. Symp. Computer Architecture-30, 2003.
21. X. Zhuang and H.H.S. Lee, A hardware based cache pollution filtering mechanism for aggressive prefetches. In Proc. of ICCP-32, 2003.