Combining local and global history for high performance data prefetching

Journal of Instruction-Level Parallelism

Volumn 13, Issue , 2011, Pages

  Dimitrov, Martin ^a   Zhou, Huiyang ^b  

^a University of Central Florida   (United States)

^b North Carolina State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 79551702603     PISSN: None     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (14)

1. B. Bloom, "Space/Time trade-offs in hash coding with allowable errors." Communications of the ACM, vol. 13, pp. 422-426, 1970.
2. J. Fu and J. Patel, "Stride directed prefetching in scalar processors", in Proceedings of the 25th Annual IEEE/ACM International Symposium on Microarchitecture, 1992.
3. D. Joseph and R. Grunwald, "Prefetching using Markov predictors", in Proceedings of the 24th Annual International Symposium on Computer Architecture, 1997.
4. N. Jouppi, "Improving direct-mapped cacge performance by the addition of a small fullyassociative cache and prefetch buffers", in Proceedings of the 17th Annual International Symposium on Computer Architecture, 1990.
5. G. Kandiraju and A. Sivasubramaniam, "Going the distance for TLB prefetching: an application-driven study", in Proceedings of the 29th Annual International Symposium on Computer Architecture, 2002.
6. M. Lipasti, C. Wilkerson, and J. Shen, "Value locality and load value prediction", in Proceedings of the ACM 7th International Conference on Architectural Support for Programming Languages and Operating Systems, 1996.
7. K. Nesbit and J. E. Smith, "Prefetching with a global history buffer", in Proceedings of the 10th International Symposium on High Performance Computer Architecture, 2004.
8. K. Nesbit, A. Dhodapkar, and J. E. Smith, "AC/DC: An adaptive data cache prefetcher", in Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, 2004.
9. S. Palacharla and R.E Kessler, "Evaluating Stream Buffers as a secondary cache replacement", in Proceedings of the 21th Annual International Symposium on Computer Architecture, 1994.
10. D. Perez, et. al., "Microlib: A case for the quantitative comparison of micro-architecture mechanisms", in Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, 2007.
11. M. Qureshi, Aamer Jaleel, Yale N. Patt, Simon C. Steely, and Joel Emer, "Adaptive Insertion Policies for High-Performance Caching", in Proceedings of the 34th Annual International Symposium on Computer Architecture, 2007.
12. A. Smith, "Cache memries", ACM Computing Surveys, vol. 14, Iss. 3, pp. 473-30, 1982.
13. H. Zhou, J. Flanagan, and T. Conte, "Detecting global stride locality in value streams", in Proceedings of the 24th Annual International Symposium on Computer Architecture, 2003.
14. The 1st JILP Championship data prefetching contest (http://www.jilp.org/dpc), 2009.