Real-time constrained task scheduling in 3D chip multiprocessor to reduce peak temperature

Proceedings - IEEE/IFIP International Conference on Embedded and Ubiquitous Computing, EUC 2010

Volumn , Issue , 2010, Pages 170-176

  Li, Jiayin ^a   Qiu, Meikang ^a   Niu, Jianwei ^b   Zhu, Yongxin ^c   Chen, Tianzhou ^d  

^a UNIVERSITY OF KENTUCKY   (United States)

^b BEIHANG UNIVERSITY   (China)

^c SHANGHAI JIAO TONG UNIVERSITY   (China)

^d ZHEJIANG UNIVERSITY   (China)

Author keywords

Peak temperature; Real time constraint; Task scheduling; Thermal aware

Indexed keywords

3D ARCHITECTURES; CHIP MULTIPROCESSOR; CONSTRAINED TASKS; CRITICAL ISSUES; DATA DEPENDENCIES; HIGH TEMPERATURE; ON CHIPS; PEAK TEMPERATURES; REAL TIME CONSTRAINTS; ROTATION SCHEDULING; SIMULATION RESULT; TASK SCHEDULING; TASK-SCHEDULING ALGORITHMS; THERMAL PREDICTION; THERMAL-AWARE; THREE DIMENSIONS;

EMBEDDED SYSTEMS; HUMAN COMPUTER INTERACTION; MATHEMATICAL MODELS; MULTIPROCESSING SYSTEMS; MULTITASKING; NETWORK ARCHITECTURE; REAL TIME SYSTEMS; THREE DIMENSIONAL; UBIQUITOUS COMPUTING;

SCHEDULING ALGORITHMS;

EID: 79951786261     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EUC.2010.33     Document Type: Conference Paper

References (24)

1. A. W. Topol, D. C. La Tulipe Jr., and L. Shi, "Three-dimensional integrated circuits," IBM Journal of Research and Development, vol. 50, no. 4/5, pp. 491-506, 2006. (Pubitemid 44364166)
2. B. Black, M. Annavaram, N. Brekelbaum, J. DeVale, L. Jiang, G. H. Loh, D. McCaule, P. Morrow, D. W. Nelson, and D. Pantuso, "Die stacking (3D) microarchitecture," in Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, 2006, pp. 469-479. (Pubitemid 351337019)
3. "Failure mechanisms and models for semiconductor devices," JEDEC publication, http://www.jedec.org.
4. L.-F. Chao, A. LaPaugh, and E. H.-M. Sha, "Rotation scheduling: A loop pipelining algorithm," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 16, no. 3, pp. 229-239, Mar. 1997. (Pubitemid 127767669)
5. M. Weiser, B. Welch, A. Demers, and S. Shenker, "Scheduling for reduced CPU energy," in Proceedings of the 1st USENIX conference on Operating Systems Design and Implementation, 1994.
6. D. Mosse, H. Aydin, B. Childers, and R. Melhem, "Compiler-assisted dynamic power-aware scheduling for real-time applications," in Workshop on Compilers and Operating Systems for Low-Power, 2000.
7. S. Shivle, R. Castain, H. J. Siegel, A. A. Maciejewski, T. Banka, K. Chindam, et al., "Static mapping of subtasks in a heterogeneous ad hoc grid environment," in 13th IEEE Heterogeneous Computing Workshop (HCW 2004), 2004.
8. S. Shivle, H. J. Siegel, A. A. Maciejewski, P. Sugavanam, T. Banka, R. Castain, Chindam, et al., "Static allocation of resources to communicating subtasks in a heterogeneous ad hoc grid environment," Journal of Parallel and Distributed Computing, vol. 66, no. 4, pp. 600-611, 2006.
9. Y. Tian, E. Ekici, and F. Ozguner, "Energy-constrained task mapping and scheduling in wireless sensor networks," in IEEE International Conference on Mobile Adhoc and Sensor Systems Conference, 2005, pp. 211-218. (Pubitemid 44612281)
10. M. Qiu and E. H.-M. Sha, "Cost minimization while satisfying hard/soft timing constraints for heterogeneous embedded systems," ACM Transactions on Design Automation of Electronic Systems, vol. 14, no. 2, pp. 1-30, 2009.
11. M. Qiu, L.T. Yang, Z. Shao, and E. H.-M. Sha, "Rotation Scheduling and Voltage Assignment to Minimize Energy for SoC," in The International Conference on Computational Science and Engineering, 2009, pp. 48-55.
12. M. Pathak and S Lim, "Thermal-aware steiner routing for 3D stacked ICs," in ACM/IEEE ICCAD, 2008, pp. 205-211.
13. P. Zhou, Y. Ma, Z. Li, R. P. Dick, L. Shang, H. Zhou, X. Hong, and Q. Zhou, "3D-STAF: scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits," in ACM/IEEE ICCAD, 2008, pp. 590-597.
14. N. Allec, Z. Hassan, L. Shang, R. P. Dick, and R. Yang, "Thermalscope: Multi-scale thermal analysis for nanometer-scale integrated circuits," in ACM/IEEE ICCAD, 2008, pp. 75-82.
15. Y. Han, I. Koren, and C. A. Moritz, "Temperature aware floorplanning," in Workshop on Temperature-Aware Computer Systems, 2005.
16. A. K. Coskun, J. L. Ayala, D. Atienza, T. S. Rosing, and Y. Leblebici, "Dynamic thermal management in 3D multicore architectures," in ACM/IEEE DATE, 2009, pp. 1410-1415.
17. R. Ayoub and T. S. Rosing, "Predict and act: dynamic thermal management for multi-core processors," in Proc. ACM ISLPED, San Fancisco, CA, USA, 2009, pp. 99-104.
18. C. Zhu, Z. Gu, L. Shang, R. P. Dick, and R. Joseph, "Three- dimensional chip-multiprocessor run-time thermal management," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 27, no. 8, pp. 1479-1492, Aug. 2008.
19. X. Zhou, J. Yang, Y. Xu, Y. Zhang, and J. Zhao, "Thermal-aware task scheduling for 3D multicore processors," IEEE TPDS, vol. 21, no. 1, pp. 60-70, Jan. 2010.
20. S. Liu and M. Qiu, "Thermal-aware scheduling for peak temperature reduction with stochastic workloads," in IEEE/ACM RTAS, Stockholm, Sweden, Apr. 2010.
21. Oscar H. Ibarra and Chul E. Kim, "Heuristic Algorithms for Scheduling Independent Tasks on Nonidentical Processors," Journal of the ACM, vol. 24, no. 2, pp. 280-289, 1977.
22. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: a framework for architectural-level power analysis and optimizations," in IEEE ISCA, 2000, pp. 83-94.
23. K. Skadron, M. Stan, K. Sankaranarayanan, W. Huang, S. Velusamy, and D. Tarjan, "Temperature-aware microarchitecture: Modeling and implementation," ACM TACO, vol. 1, no. 1, pp. 94-125, Mar. 2004.
24. R. E. Kessler, "The Alpha 21264 microprocessor," IEEE Micro, vol. 19, no. 2, pp. 24-36, Mar./Apr. 1999.