Rotation scheduling and voltage assignment to minimize energy for SoC

Proceedings - 12th IEEE International Conference on Computational Science and Engineering, CSE 2009

Volumn 2, Issue , 2009, Pages 48-55

  Qiu, Meikang ^a   Yang, Laurence T ^b   Sha, Edwin H M ^c  

^a UNIVERSITY OF KENTUCKY   (United States)

^b ST FRANCIS XAVIER UNIVERSITY   (Canada)

^c The University of Texas at Dallas   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE BODY BIASING; CRITICAL ISSUES; DSP BENCHMARKS; DYNAMIC VOLTAGE SCALING; EMBEDDED SYSTEMS DESIGN; ENERGY SAVING; FEATURE SIZES; INTEGER LINEAR PROGRAMMING; LEAKAGE ENERGIES; LEAKAGE POWER; LEAKAGE POWER CONSUMPTION; LOW ENERGY CONSUMPTION; POWER CONSUMPTION; POWER MODEL; ROTATION SCHEDULING; SOFT REAL TIME; SYSTEMS ON CHIPS; TOTAL POWER CONSUMPTION; VOLTAGE ASSIGNMENT; VOLTAGE TRANSITION;

ELECTRIC POWER UTILIZATION; EMBEDDED SOFTWARE; EMBEDDED SYSTEMS; ENERGY CONSERVATION; ENERGY DISSIPATION; INTEGER PROGRAMMING; LINEARIZATION; OPTIMIZATION; PROGRAMMABLE LOGIC CONTROLLERS; ROTATION; VOLTAGE STABILIZING CIRCUITS;

UBIQUITOUS COMPUTING;

EID: 70749141579     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CSE.2009.153     Document Type: Conference Paper

References (20)

1. P. Huang and S. Ghiasi, "Leakage-aware intraprogram voltage scaling for embedded processors," in DAC, pp. 364-369, 2006.
2. V. Venkatachalam and M. Franz, "Power reduction techniques for microprocessor systems," ACM Computing Surveys (CSUR), vol. 37, pp. 195-237, Sep. 2005.
3. T. D. Burd, T. A. Pering, A. J. Stratakos, and R. W. Brodersen, "A dynamic voltage scaled microprocessor system," IEEE Journal of Solid-State Circuits, vol. 35, no. 11, pp. 1571-1580, Nov. 2000.
4. R. Racu, A. Hamann, R. Ernst, B. Mochocki, and X. Hu, "Methods for power optimization in distributed embedded systems with realtime requirements," in CASES'06, pp. 379-388, Oct. 2006.
5. Y. Meng, T. Sherwood, and R. Kastner, "Leakage power reduction of embedded memories on fpgas through location assignment," in DAC, pp. 612-617, 2006.
6. D. Chen, J. Cong, Y. Fan, and J. Xu, "Optimality study of resource binding with multi-Vdds," in DAC, pp. 580-585, 2006.
7. H. Wu, M. Wong, and I. Liu, "Timing-constraint and voltage-islandaware voltage assignment," in DAC, pp. 429-432, 2006.
8. Y. Zhang, X. Hu, and D. Z. Chen, "Task scheduling and voltage selection for energy minimization," in DAC, pp. 183-188, 2002.
9. D. Duarte, N. Vijaykrishnan, M. J. Irwin, H.-S. Kim, and G. Mc-Farland, "Impact of scaling on the effectiveness of dynamic power reduction schemes," in ICCD, pp. 382-387, 2002.
10. S. Hua, G. Qu, and S. S. Bhattacharyya, "Energy reduction techniques for multimedia applications with tolerance to deadline misses," in DAC, pp. 131-136, 2003.
11. L.-F. Chao, A. LaPaugh, and E. H.-M. Sha, "Rotation scheduling: A loop pipelining algorithm," IEEE Trans. on Computer-Aided Design, vol. 16, pp. 229-239, 1997.
12. M. Wang, Z. Shao, H. Liu, and C. Xue, "Minimizing leakage energy with modulo scheduling for VLIW DSP processors," in DIPES, pp. 111-120, Sep. 2008.
13. G. Hua, M. Wang, Z. Shao, H. Liu, and C. Xue, "Real-time loop scheduling with energy optimization via dvs and abb for multi-core embedded systems," in EUC, pp. 1-12, Dec. 2007.
14. S. Martin, K. Flautner, T. Mudge, and D. Blaauw, "Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads," in ICCAD, pp. 721-725, 2002.
15. R. Jejurikar, C. Pereira, and R. Gupta, "Leakage aware dynamic voltage scaling for real-time embedded systems," in DAC, pp. 275-280, 2004.
16. H. Veendrick, "Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits," IEEE Journal of Solid- State Circuits, vol. 19, pp. 468-473, 1984.
17. L.-F. Chao and E. H.-M. Sha, "Static scheduling for synthesis of DSP algorithms on various models," Journal of VLSI Signal Processing Systems, vol. 10, pp. 207-223, 1995.
18. C. E. Leiserson and J. B. Saxe, "Retiming synchronous circuitry," Algorithmica, vol. 6, pp. 5-35, 1991.
19. M. Qiu, Z. Jia, C. Xue, Z. Shao, and E. H.-M. Sha, "Voltage assignment with guaranteed probability satisfying timing constraint for real-time multiproceesor DSP," Journal of VLSI Signal Processing Systems, vol. 46, pp. 55-73, 2007.
20. T. Burd, Energy-Efficient processor system design. Ph.D. dissertation, Dept. of Elect. Eng. and Comput. Sci., Univ. of California, Berkeley, 2000.