Online task scheduling for the FPGA-based partially reconfigurable systems

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 5453, Issue , 2009, Pages 216-230

  Lu, Yi ^a   Marconi, Thomas ^a   Bertels, Koen ^a   Gaydadjiev, Georgi ^a  

^a DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

COMPLETION TIME; FPGA FABRIC; PARTIAL REUSE; RECONFIGURABLE SYSTEMS; RESPONSE TIME; SCHEDULING MODELS; SIMULATION RESULT; TASK DEPENDENCIES; TASK-SCHEDULING; TASK-SCHEDULING ALGORITHMS;

CAVITY RESONATORS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); MULTITASKING; ONLINE SYSTEMS;

SCHEDULING ALGORITHMS;

EID: 67149118051     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-00641-8_22     Document Type: Conference Paper

References (15)

1. Banerjee, S., Bozorgzadeh, E., Dutt, N.: Physically-aware hw-sw partitioning for reconfig- urable architectures with partial dynamic reconfiguration. In: The Proceeding of the 42nd Design Automaion Conference (DAC), June 13-17, pp. 335-340 (2005)
2. Bazargan, K., Kastner, R., Sarrafzadeh, M.: Fast template placement for reconfigurable computing systems. IEEE Design and Test of Computers 17, 68-83 (2000)
3. Chiu, G., Chen, S.: An efficient submesh allocation scheme for two-dimensional meshes with little overhead. IEEE Trans. Parallel and Distributed Systems 10, 471-486 (1999)
4. Danne, K., Platzner, M.: Partitioned scheduling of periodic real-time tasks onto reconfig- urable hardware. In: The proceedings of the 20th International Parallel and Distributed Processing Symposium (IPDPS), April 25-29 (2006)
5. Handa, M., Vemuri, R.: An efficient algorithm for finding empty space for online fpga placemen. In: Proceedings of the 41st annual conference on desing automation, San Diego, pp. 960-965 (June 2004)
6. Hauck, S.: Configuration prefetch for single context reconfigurable coprocessors. In: Proceedings of the sixth International Symposium on Field Programmable Gate Arrays (FPGA 1998), pp. 65-74 (1998)
7. Jeong, B., Yoo, S., Lee, S., Choi, K.: Hardware-software cosynthesis for run-time incrementally reconfigurable fpgas. In: The Proceeding of the Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 169-174 (2000)
8. Kalte, H., Porrmann, M.: Context saving and restoring for multitasking in reconfigurable systems. In: Proceedings of the International Conference on Field Programmable Logic and Applications (FPL), pp. 223-228 (2005)
9. Lu, Y., Marconi, T., Gaydadjiev, G., Bertels, K.: An efficient algorithm for free resource management on the fpga. In: Proceedings of Design, Automation and Test in Europe (DATE 2008), Munich, Germany (March 2008)
10. Steiger, C., Walder, H., Platzner, M.: Operating systems for reconfigurable embedded platforms: Onlline scheduling of real-time tasks. IEEE Transactions on Computers 53 (November 2004)
11. Vassiliadis, S., Wong, S., Gaydadjiev, G., Bertels, K., Kuzmanov, G., Panainte, E.M.: The molen polymorphic processor. IEEE Transactions on Computers archive 53 (November 2004)
12. Walder, H., Platzner, M.: Reconfigurable hardware operating systems: From concepts to realizations. In: Proc. Int'l Conf. Eng. of Reconfigurable Systems and Algorithms (ERSA), pp. 284-287 (2003)
13. Yankova, Y., Kuzmanov, G., Bertels, K., Gaydadjiev, G., Lu, Y., Vassiliadis, S.: Dwarv: Delft workbech automated reconfigurable vhdl generator. In: International Conference on Field Programmable Logic and Applications (FPL), August 27-29, pp. 697-701 (2007)
14. Yoo, S., Youn, H., Shirazi, B.: An efficient task allocation scheme for 2d mesh architectures. IEEE Trans. Parallel and Distributed Systems 8, 934-942 (1997)
15. Zhou, X., Wang, Y., Huang, X., Peng, C.: On-line scheduling of real-time tasks for reconfig- urable computing system. In: IEEE International Conference on Field Programmable Technology (FPT), Thailand, pp. 57-64 (December 2006)