A CMOS 8-bit 1.6 -GS/s DAC with digital random return-to-zero

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 58, Issue 1, 2011, Pages 1-5

  Tseng, Wei Hsin ^a   Wu, Jieh Tsorng ^a   Chu, Yung Cheng ^b  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

^b FARADAY TECHNOLOGY CORPORATION   (Taiwan)

Author keywords

Current steering; digital random return to zero (DRRZ); digital to analog converter (DAC); return to zero (RZ)

Indexed keywords

CMOS INTEGRATED CIRCUITS;

90-NM CMOS; CURRENT STEERING; CURRENT STEERING DIGITAL-TO-ANALOG CONVERTERS; DYNAMIC PERFORMANCE; RETURN-TO-ZERO; SINE-WAVE; SPURIOUS FREE DYNAMIC RANGE;

DIGITAL TO ANALOG CONVERSION;

EID: 79151482118     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2010.2092823     Document Type: Article

References (13)

1. A. V. den Bosch, M. A. F. Borremans, M. S. J. Steyaert, and W. Sansen, "A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter", IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 315-324, Mar. 2001.
2. B. Schafferer and R. Adams, "A 3 V CMOS 400 mW 14 b 1.4 GS/s DAC for multi-carrier applications", in Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2004, pp. 360-532.
3. K. Doris, J. Briaire, D. Leenaerts, M. Vertregt, and A. van Roermund, "A 12 b 500 MS/s DAC with >70 dB SFDR up to 120 MHz in 0.18 mum CMOS", in Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2005, pp. 116-588.
4. X. Wu, P. Palmers, and M. S. J. Steyaert, "A 130 nm CMOS 6-bit full Nyquist 3 GS/s DAC", IEEE J. Solid-State Circuits, vol. 43, no. 11, pp. 2396-2403, Nov. 2008.
5. C.-H. Lin, F. M. L. van der Goes, J. R. Westra, J. Mulder, Y. Lin, E. Arslan, E. Ayranci, X. Liu, and K. Bult, "A 12 bit 2.9 GS/s DAC with IM3 < -60 dBc beyond 1 GHz in 65 nm CMOS", IEEE J. Solid-State Circuits, vol. 44, no. 12, pp. 3285-3293, Dec. 2009.
6. A. R. Bugeja, B.-S. Song, P. L. Rakers, and S. F. Gillig, "A 14-b, 100-MS/s CMOS DAC designed for spectral performance", IEEE J. Solid-State Circuits, vol. 34, no. 12, pp. 1719-1732, Dec. 1999.
7. T. Chen and G. G. E. Gielen, "The analysis and improvement of a currentsteering DACs dynamic SFDR-I: The cell-dependent delay differences", IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 1, pp. 3-15, Jan. 2006.
8. A. R. Bugeja and B.-S. Song, "A self-trimming 14-b 100-MS/s CMOS DAC", IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1841-1852, Dec. 2000.
9. Q. Huang, P. A. Francese, C. Martelli, and J. Nielsen, "A 200 MS/s 14 b 97 mW DAC in 0.18 mum CMOS", in Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2004, pp. 364-532.
10. S. Park, G. Kim, S.-C. Park, and W. Kim, "A digital-to-analog converter based on differential-quad switching", IEEE J. Solid-State Circuits, vol. 37, no. 10, pp. 1335-1338, Oct. 2002.
11. K. L. Chan, J. Zhu, and I. Galton, "Dynamic element matching to prevent nonlinear distortion from pulse-shape mismatches in high-resolution DACs", IEEE J. Solid-State Circuits, vol. 43, no. 9, pp. 2607-2078, Sep. 2008.
12. A. V. den Bosch, M. Steyaert, and W. Sansen, "SFDR-bandwidth limitations for high-speed high-resolution current-steering CMOS D/A converters", in Proc. IEEE ICECS, Sep. 1999, pp. 1193-1196.
13. S. Luschas and H.-S. Lee, "Output impedance requirements for DACs", in Proc. IEEE Int. Symp. Circuits Syst. Dig. Tech. Papers, May 2003, pp. I-861-I-864.