A digital-to-analog converter based on differential-quad switching

IEEE Journal of Solid-State Circuits

Volumn 37, Issue 10, 2002, Pages 1335-1338

  Park, Sungkyung ^a   Kim, Gyudong ^b   Park, Sin Chong ^c   Kim, Wonchan ^a  

^a Seoul National University   (South Korea)

^b Silicon Image Inc   (United States)

^c Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

Differential quad switching; Digital to analog converter; Direct digital modulation; Oversampling

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC POWER SUPPLIES TO APPARATUS; INTEGRATED CIRCUIT MANUFACTURE; MODULATION; SIGNAL TO NOISE RATIO;

DIFFERENTIAL-QUAD SWITCHING; DIRECT DIGITAL MODULATION; OVERSAMPLING;

DIGITAL TO ANALOG CONVERSION;

EID: 0036772591     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2002.803056     Document Type: Article

References (4)

1. J. Bastos, M. Steyaert, and W. Sansen, "A high yield 12-bit 250-MS/s CMOS D/A converter," in Proc. IEEE Custom Integrated Circuits Conf., May 1996, pp. 431-434.
2. B. J. Tesch and J. C. Garcia, "A low-glitch 14-b 100-MHz D/A converter," IEEE J. Solid-State Circuits, vol. 32, pp. 1465-1469, Sept. 1997.
3. D. Senderowicz, G. Nicollini, S. Pernici, A. Nagari, P. Confalonieri, and C. Dallavalle, "Low-voltage double-sampled ΣΔ converters," IEEE J. Solid-State Circuits, vol. 32, pp. 1907-1919, Dec. 1997.
4. F. Goodenough, "Low-spur, plain-vanilla-CMOS IC DAC's clocked at 100 MHz," Electron. Design, vol. 44, no. 11, pp. 65-72, May 1996.